ECE 421L Digital Electronics Lab

Manuel C. Degracia Jr., Fall 2016

  

Project

Lab8

Lab7

Lab6 - Design, layout, and sim a NAND Gate, XOR Gate, & Full-Adder

Lab5 - Design, layout, and simulation of a CMOS inverter

Lab4 - IV Characteristics and layout of NMOS and PMOS devices in ON's C5 process

Lab3 - Layout of a 10-bit DAC

Lab2 - Design of a 10-bit digital-to-analog converter (DAC)

Lab1 - Laboratory introdution

 

Return to the directory listing of students in EE 421L, Fall 2015
 
Return to the EE421L Fall 2015 webpage