Digital IC Design - EE421L

Author: Brian Wolak

Email: wolak@unlv.nevada.edu

Digital IC Design Labs

- Lab 1 - Introduction to Cadence and HTML Formatting

- Lab 2 - Design and Simulation of 10-bit DAC

- Lab 3 - Layout of 10-bit DAC in C5 Process

- Lab 4 - Layout and IV Characteristics of NMOS and PMOS Devices

- Lab 5 - Design, Layout and Simulation of CMOS Inverter

- Lab 6 - Design Layout and Simulation of CMOS NAND Gate, XOR Gate, and Full-Adder

- Lab 7 - Word Inverter, Muxes, and High Speed Adder using Buses and Arrays

- Lab 8 - MOSIS Test Chip Layout for Fabrication

Digital IC Design Projects

- 8-bit word, 32 Word Register File

- Boost Switching Power Supply

- Flyback Switching Power Supply

Return to EE421L Fall 2021 Students

Return to EE421L Fall 2021 Course Page