EE 420 Engineering
Electronics II and ECG
620 Analog IC Design
Spring 2017, University
of Nevada, Las
Vegas
Course lecture
notes and videos are located here
Homework
assignments, due dates, and project information are located here
Current
grades are located here.
In
this course we will make extensive use of LTspice.
Examples
from the lectures are found in ee420_ecg620_s17.zip.
Textbook: CMOS Circuit
Design, Layout, and
Simulation, Third Edition (Chapters 9, 20-24)
Instructor: R. Jacob Baker (see office hours at this link)
Teaching Assistant: Claire Tsagkari (office location: TBE B310, Office hours: Tuesdays: 3 to 6 PM)
Time: MW 4:00-5:15 PM
Course dates: Wednesday, January 18 to Wednesday, May 3
Location: SEB-1240
Holidays: Monday, February 20 (Washington's Birthday), April 10 and 12 (Spring break from instruction)
Final exam time: Monday, May 8 from 6 - 8 PM in SEB-1240, open book and closed notes
Course content – An
introduction to the design, layout, and simulation of analog integrated
circuits including current mirrors, voltage and current references,
amplifiers,
and op-amps. Credits: 3
Prerequisites: EE
320
Grading
25% Midterm
25% Homework/Quizzes
25%
Course Project (more complicated project for graduate credit, that is,
ECG 620)
25% Final
Policies
|
|
|
|
|
|
|
|