Would
you provide simulation examples for
the Pipeline ADC using capacitor error averaging discussed in Sec.
30.3.3?
Yes,
see Butterfield_Justin_Project2_Report.pdf
and Butterfield_Justin_Project2_Spice.zip
that can be simulated using LTspice.