Pixel clock generator using a PLL for Rendition



Below is a picture of a PLL design for use as a pixel clock generator for Rendition during 1998 using a 0.21 um process by Jake Baker.
 
http://cmosedu.com/jbaker/projects/renpll.gif


Last Updated Friday: November 20, 1998

Return