Final Project - EE 421L: Digital Integrated Circuit Design Laboratory



James Mellott

mellott@unlv.nevada.edu
10/26/2016  

 

 

Project Group Members:

Eric Monahan

emonahan@unlv.nevada.edu

 

Isaac Robinson

Robins82@unlv.nevad.edu

 


Project description:

 

Pad Frame

 

PAD Dimensions

 

2-Input NOR

 

2-Input NAND

 

Inverter

20K N-Well Resistor

20K Poly2 Resistor

 

Return to My Lab Index

 

Return to EE 421L Fall 2016

 

Return to Dr. Baker’s Course Listings