Ro:
We used the same Ro for almost all the circuits since we can assume that no current flows through the gates.
Rout: We put a resistor in paralllel to R2 and and R 7 that is euqla to the output resistance to show a 50% voltage drop.
NMOS
PMOS
Rout^
Gain: