UNIVERSITY OF NEVADA LAS VEGAS. DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING LABORATORIES.

Class:	СР	E300L		Semester:	Fall 2021
Points		Document author:	Jerrod Batu		
		Author's email:	batuj1@unlv.r	nevada.edu	
		Document topic:	Postlab 6		
Instructor's	s com	iments:			

1. Introduction / Theory of Operation

Throughout this lab I will continue my knowledge about general data paths and their implementation with each component.

- a. The **digital circuit design** can be tested through either a testbench or through waveforms. Testbenches compare Verilog code to its expected output by comparing a large number of inputs and outputs. This allows the user to efficiently check the correctness of a circuit. Waveforms can also test a digital circuit design by comparing inputs to the outputs in a "form of a wave." Here, the inputs would be clocked at a specific time period where the outputs are based on the combinational logic of the Verilog code. Waveforms would not be ideal for a large number of inputs as this would become a long and tedious process; therefore, testbenches would be more efficient for testing a digital circuit design.
- b. The **datapath** supports how algorithms may be implemented through condition checking logic circuits. The general datapath includes a register file, ALU, shifter, and a buffer. To identify the values of the control signals, functional tables would be utilized such as the ALU functional table and the shift functional table. An **example** of a datapath structure would be for an algorithm that takes a positive number (N) from input and checks if it is greater than 5. When the N input is greater than 5, the output is 1, otherwise it is 0. To implement this example onto the datapath, the condition logic would include an or gate connected to the last 5 bits of an 8 bit N input and an and gate would be determined rather than using a loop, and the control words would determine where the data is being written into, read, shifted, outputted, inputted, and possibly using the ALU. The buffer would determine the final output of the algorithm.

2. Prelab

<u>https://docs.google.com/document/d/1DzrYP_1NJ9M1d7LmcRpmQx2F1VEeUCJU/edit?usp=s</u> <u>haring&ouid=102808507017671072128&rtpof=true&sd=true</u> This is the link to my prelab 6.

3. Results of Experiments <u>EXPERIMENT 1</u>

```
MUX
 1
      `timescale lns / 100ps
 2
 3
      // 2-to-1 mux
 4
     module gdpMux (a, b, sel, out);
 5
         input[7:0] a;
 6
         input[7:0] b;
 7
         input sel;
 8
         output reg [7:0] out;
 9
 10
         always @(*)
11
             if(sel == 0)
12
                 out = a;
13
             else
14
                 out = b;
      endmodule
15
      16
```

This is the Verilog code for the GDP Mux.

```
1
     `timescale lns / 100ps
2
3
      module gdpMuxTB;
        reg [7:0] atb, btb;
 4
 5
          reg seltb;
 6
          wire [7:0] outtb;
 7
8
    Ð
         gdpMux U0 (
9
             .a (atb),
10
              .b (btb),
11
              .sel (seltb),
12
              .out (outtb)
     L
13
         );
14
15
    Ę
         initial begin
16
          $display("\t\ttime\tatb\t
                                           btb\t
                                                        seltb\touttb");
             $monitor("%d\t%b\t%b\t%b\t%b",$time,atb,btb,seltb,outtb);
17
     L
18
          end
19
20
         integer i;
21
    日日
22
         always begin
23
           for (i = 0; i <= 20; i = i + 1) begin
24
                  #10;
25
                  atb = i;
26
                 btb = i + 1;
27
                 seltb = i + 1;
28
              end
29
                  $display("\t\t\Test Finished");
30
                  $stop;
     L
31
          end
32
      endmodule
33
```

This is the Verilog testbench code for the GDP Mux.

P		T # T # T	CI:2 REF																				Sim:2100 (2098)
Ì	Name	Value	0	Lini	200	Lini	400	Lini	600		800		1000	Lini	1200		1400	Lini	1600		1800		2000
ſ	- Group1																						
l	. D i[31:0]	0	0	1	2	3	4	5	<u> 6</u>	7	8	<u>(</u> 9	10	11	12	13	14	15	16	17	18	19	20
l		×		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
l		×		1	2	3) 4	5	6	7	8	(9	10	11	12	13	14	15	16	17	18	19	20
l	🛙 seitto	St×																					1
l	+ outtb[7:0]	×			1)	3	χ	5	X	7	χ	9	(1	1		13) 1	5	(1	7		19
ľ	- New Group																						

These are the VCS waveforms for the GDP Mux. The red blocks represent delay.

<u>T</u> ype: 국は <u>S</u> everity: 물]は <u>-</u> <u>C</u> ode: A	.11	- @		
Chronologic VCS simula	ator copyright	1991-2017			
Contains Synopsys prop	rietary inform	ation.			
Compiler version N-201	l7.12−SP2−14; R	untime version N	-2017.12-SF	2-14; Oct	5 18:31 2021
VCD+ Writer N-2017,12-	-SP2-14 Copyrig	ht (c) 1991-2017	by Synopsy	js Inc.	
The file '/home/batuj1	L/Fall2021/lab6	/inter.vpd' was	opened succ	essfully.	
time	atb	btb	seltb	outtb	
0	XXXXXXXXX	XXXXXXXXX	×	XXXXXXXXX	
10	00000000	00000001	1	00000001	
20	00000001	00000010	0	00000001	
30	00000010	00000011	1	00000011	
40	00000011	00000100	0	00000011	
50	00000100	00000101	1	00000101	
60	00000101	00000110	0	00000101	
70	00000110	00000111	1	00000111	
80	00000111	00001000	0	00000111	
90	00001000	00001001	1	00001001	
100	00001001	00001010	0	00001001	
110	00001010	00001011	1	00001011	
120	00001011	00001100	0	00001011	
130	00001100	00001101	1	00001101	
140	00001101	00001110	0	00001101	
150	00001110	00001111	1	00001111	
160	00001111	00010000	0	00001111	
170	00010000	00010001	1	00010001	
180	00010001	00010010	0	00010001	
190	00010010	00010011	1	00010011	
200	00010011	00010100	0	00010011	
Test F	finished				

This is the VCS console for the GDP Mux.

REGISTER FILE

```
timescale lns / 100ps
 1
 2
 3
      // register file
      module gdpRF(clk, WE, RAE, RBE, RAA, RBA, WA, inD, ReadA, ReadB);
 4
         input clk, WE, RAE, RBE;
 5
 6
          input [1:0] RAA, RBA, WA;
 7
          input [7:0] inD;
 8
          output [7:0] ReadA, ReadB;
9
          reg [7:0] regF [0:3];
10
          // Write when WE asserted
11
12
          always @(posedge clk)
          if (WE == 1) regF[WA] <= inD;</pre>
13
14
15
          //reading to Port A and B, combinational
          assign ReadA = (RAE)? regF [RAA]:0;
16
17
          assign ReadB = (RBE)? regF [RBA]:0;
18
      endmodule
19
```

This is the Verilog code for the GDP Register File.



This is the Verilog testbench code for the GDP Register File.

		▼₩×₩×	C1:2 REF																				Sim:2100 (2098)
Jan	ne	Value	0	Luin	200		400	Lini	600		800		1000		1200		1400	Lini	1600		1800		2000
3-1	Group3																						
	∎- 0 i[31:0]	0	0	1	2	(3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
	🛙 clk	Stx																					
	- 0 WE	Stx]				l									
	- I BAE	Stx]													
	0 RBE	Stx]													
		2'hx		1	2	3	(•	1	2	3	0	(1	2	3	0		2	3	0	1	2	3	0
	- 0 RBA[1:0]	2'hx		1	2	3	(•	1	2	3	0	(1	2	3	0	-	2	3	0	1	2	3	0
	🖦 🛙 WA[1:0]	2'hx		1	2	3	0	1	2	3	0	(1	2	3	0		2	3	0	1	2	3	0
	🗈 🛙 inD[7:0]	8'hxx		01	02	03	04	05	06	07	08	09	0a	Ob	0c	Od	0e	Of	10	11	12	13	14
	ReadA[7:0]	8'hxx		00		00		00		00)	00		00		00		00		00		00	
		8'hxx		00		00		00		00)	00)	00		00		00		00		00	
	New Group																						

These are the VCS waveforms for the GDP Register File. The red blocks to the left represent delay; however, the red blocks within the output represent don't cares as any outputs would be acceptable here.

<u>T</u> ype: [; ⊒ _ <u>S</u> eve	erity: 💷 💌	Code: All		•					
Chrone	blogic VCS s	simulator co	opyright 1991	L-2017						
Conta:	ins Synopsys	s proprietar	ry informatio	m.						
Compi	ler version	N-2017,12-9	6P2-14; Runti	ime version N	N-2017,12-SP2-	-14; Oct 5:	18:36 2021			
VCD+ V	Vriter N-20:	17,12-SP2-14	4 Copyright ((c) 1991-2013	7 by Synopsys	Inc.				
The f:	ile '/home/k	batuj1/Fall2	2021/lab6/int	er.vpd' was	opened succes	ssfully.				
time=	0.0ns	$WE = \times$	RAE = ×	$RBE = \times$	RAA = ××	RBA = ××	WA = ××	inD = xxxxxxxxx	ReadA = xxxxxxxx	ReadB = xxxxxxxx
time=	<u>10,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 01	RBA = 01	WA = 01	inD = 00000001	ReadA = 00000000	ReadB = 00000000
time=	<u>20,0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 10	RBA = 10	WA = 10	inD = 00000010	ReadA = $\times \times $	ReadB = xxxxxxxx
time=	<u>30,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 11	RBA = 11	WA = 11	inD = 00000011	ReadA = 00000000	ReadB = 00000000
time=	<u>40.0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 00	RBA = 00	WA = 00	inD = 00000100	ReadA = $xxxxxxxx$	ReadB = xxxxxxxx
time=	<u>50,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 01	RBA = 01	WA = 01	inD = 00000101	ReadA = 00000000	ReadB = 00000000
time=	<u>60,0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 10	RBA = 10	WA = 10	inD = 00000110	ReadA = xxxxxxxx	ReadB = xxxxxxxx
time=	<u>70,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 11	RBA = 11	WA = 11	inD = 00000111	ReadA = 00000000	ReadB = 00000000
time=	<u>80,0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 00	RBA = 00	WA = 00	inD = 00001000	ReadA = xxxxxxxx	ReadB = xxxxxxxx
time=	<u>90,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 01	RBA = 01	WA = 01	inD = 00001001	ReadA = 00000000	ReadB = 00000000
time=	<u>100,0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 10	RBA = 10	WA = 10	inD = 00001010	ReadA = xxxxxxxx	ReadB = xxxxxxxx
time=	<u>110,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 11	RBA = 11	WA = 11	inD = 00001011	ReadA = 00000000	ReadB = 00000000
time=	<u>120,0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 00	RBA = 00	WA = 00	inD = 00001100	ReadA = $xxxxxxxx$	ReadB = xxxxxxxx
time=	<u>130,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 01	RBA = 01	WA = 01	inD = 00001101	ReadA = 00000000	ReadB = 00000000
time=	<u>140,0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 10	RBA = 10	WA = 10	inD = 00001110	ReadA = $xxxxxxxx$	ReadB = xxxxxxxx
time=	<u>150,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 11	RBA = 11	WA = 11	inD = 00001111	ReadA = 00000000	ReadB = 00000000
time=	<u>160,0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 00	RBA = 00	WA = 00	inD = 00010000	ReadA = $\times \times $	ReadB = xxxxxxxx
time=	<u>170,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 01	RBA = 01	WA = 01	inD = 00010001	ReadA = 00000000	ReadB = 00000000
time=	<u>180,0ns</u>	WE = 1	RAE = 1	RBE = 1	RAA = 10	RBA = 10	WA = 10	inD = 00010010	ReadA = xxxxxxxx	ReadB = xxxxxxxx
time=	<u>190,0ns</u>	WE = 0	RAE = 0	RBE = 0	RAA = 11	RBA = 11	WA = 11	inD = 00010011	ReadA = 00000000	ReadB = 00000000
time=	200,0ns	WE = 1	RAE = 1	RBE = 1	RAA = 00	RBA = 00	WA = 00	inD = 00010100	ReadA = xxxxxxxx	ReadB = xxxxxxxx
*****	[est PASSED:	•****								

This is the VCS console for the Register File.

<u>ALU</u>

```
1
       `timescale lns / 100ps
 2
 3
      // arithmetic logic unit
 4
      module gdpALU (a,b,sel, out);
           input [7:0] a,b;
 5
           input [2:0] sel;
 6
           output reg [7:0] out;
 7
 8
 9
           always @ (*)
     F
10
           begin
11
               case (sel)
12
                   3'b000: out = a;
13
                   3'b001: out = a & b;
14
                   3'b010: out = a | b;
15
                   3'b011: out = !a;
16
                   3'b100: out = a + b;
17
                   3'b101: out = a - b;
18
                   3'b110: out = a + 1;
19
                   3'blll: out = a - 1;
20
               endcase
21
           end
22
       endmodule
23
```

This is the Verilog code for the GDP ALU.

```
`timescale lns / 100ps
1
2
3
      module gdpALUTB;
4
          parameter N = 32; //32 tests
5
          reg [7:0] atb, btb;
6
          reg [2:0] seltb;
7
          wire [7:0] outtb;
8
9
    曱
          gdpALU U0 (
10
           .a (atb),
11
            .b (btb),
            .sel (seltb),
12
13
            .out (outtb)
     L
14
          );
15
16
    曱
          initial begin
          $display("\t\ttime\tatb\t
17
                                           btb\t
                                                         seltb\touttb");
           $monitor("%d\t%b\t%b\t%b",$time,atb,btb,seltb,outtb);
18
     L
19
          end
20
21
          integer i;
    日日
22
          always begin
23
              for (i = 0; i \le N; i = i + 1) begin
24
                  #10;
25
                  atb = $random;
26
                  btb = $random;
27
                  seltb = $random;
28
              end
29
                  $display ("\t\t\Test Finished");
30
                  $stop;
31
          end
32
      endmodule
33
```

This is the Verilog testbench code for the GDP ALU.

		C1:8																															Sim:	3300
-		REF																															(329	2)
Name	Value	P		L L		5	500					1000					1500					2000					2500				1 13	8000		
- Group1																																		
. 0 i(31:0)	0	•	1	2	3	4	5	6	7	8	9	10	(11)	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
	32																	32																
. ∎ atb[7:0]	×		36	99	101	13	237	198	229	143	232	189	99	32	150	83	2	207	202	138	120	182	188	113	59	21	98	143	159	137	215	12	119	126
🖶 🛙 btb[7:0]	×		129	13	18	118	140	197	119	242	197	45	10	170	19	107	174	35	60	65	137	198	42	133	58	241	76	248	92	73	81	194	61	109
e- 🛙 seltb[2:0]	×		1	5	1	5	1	3		6	4	5	0		5)	2	2	0	3	6	3	7	6			7	3	0)	6)	0 (2	1
	×		0	86 🚶	0	151	140	199	247	144	173	144	99	118	131	232	84	239	254	138	0	183	0	112	60	17	97	142	0	137	216	12	127	108
New Group																																		

These are the VCS waveforms for the GDP ALU. The red blocks represent delay.

ł	<u> </u>	<u>S</u> everity:	3₽ ►	<u>C</u> ode:	All			•						
	Chronologic	: VCS simu	lator co	opyrigh	t 199	1-2017								
	Contains Sy	ynopsys pro	oprieta	ry info	rmati	on.								
	Compiler ve	ersion N-20	017,12-9	5P2-14;	Runt	ime versi	on N∹	2017.12	2-SP2-	-14;	Oct	5	18:43	2021
	VCD+ Writer	N-2017.1	2-SP2-14	4 Copyr	ight	(c) 1991-:	2017	by Sync	psys	Inc.	•			
	The file '/	/home/batu	j1/Fall:	2021/la	b6/int	ter.vpd'	was o	pened s	succes	ssfu.	lly.			
		time	atb			btb		selt	b d	outtk	D			
		0	XXXX	×××××		****		XXX	>	$\infty \infty$	~~~~			
		10	0010	00100		10000001		001	(00000	0000			
		20	0110	00011		00001101		101	(01010	0110			
		30	0110	00101		00010010		001	(00000	0000			
		40	0000	01101		01110110		101	-	10010	0111			
		50	1110	01101		10001100		001	-	1000:	1100			
		60	1100	00110		11000101		010	-	11000)111			
		70	1110	00101		01110111		010	-)111			
		80	1000	01111		11110010		110	-	10010	0000			
		90	1110	01000		11000101		100	-	1010:	1101			
		100	101:	11101		00101101		101		10010	0000			
		110	0110	00011		00001010		000	(01100	0011			
		120	0010	00000		10101010		101	(01110	0110			
		130	100:	10110		00010011		101	-	10000	0011			
		140	010:	10011		01101011		101	-	1110:	1000			
		150	0000	00010		10101110		101	(01010	0100			
		160	1100	01111		00100011		010	-	1110:	1111			
		170	1100	01010		00111100		010	-	1111:	1110			
		180	1000	01010		01000001		000	-	1000:	1010			
		190	011:	11000		10001001		011	(00000	0000			
		200	101:	10110		11000110		110	-	10110	0111			
		210	101:	11100		00101010		011	(00000	0000			
		220	011:	10001		10000101		111	(01110	0000			
		230	001:	11011		00111010		110	(0011:	1100			
		240	000;	10101		11110001		001	(00010	0001			
		250	0110	00010		01001100		111	(01100	0001			
		260	1000	01111		11111000		111	-	1000:	1110			
		270	100:	11111		01011100		011	(00000	0000			
		280	1000	01001		01001001		000	-	1000:	1001			
		290	110:	10111		01010001		110	-	1101:	1000			
		300	0000	01100		11000010		000	(0000	1100			
		310	011:	10111		00111101		010	(0111:	1111			
		320	011:	11110		01101101		001	(0110:	1100			
		Test	Finishe	ed										

This is the VCS console for the GDP ALU.

SHIFTER

```
1
       timescale lns / 100ps
 2
      // Shifter
 3
      module gdpShift (a,sh,out);
 4
 5
          input [7:0] a;
          input [1:0] sh;
 6
 7
          output reg [7:0] out;
 8
 9
          always @ (*)
    Ę
10
          begin
11
              case(sh)
12
                  3'b00: out = a;
13
                  3'b01: out = a << 1;
14
                  3'b10: out = a >> 1;
15
                  3'b11: out= { a[6],a[5],a[4],a[3],a[2],a[1],a[0], a[7] } ;
16
              endcase
    17
          end
18
      endmodule
19
```

This is the Verilog code for the GDP Shifter.

```
`timescale lns / 100ps
1
2
3
      module gdpShiftTB;
4
          reg [7:0] atb;
5
          reg [1:0] shtb;
6
          wire [7:0] outtb;
7
          gdpShift U0 (
8
    Ð
9
           .a (atb),
10
           .sh (shtb),
11
           .out (outtb)
    L
12
          );
13
14 📮
          initial begin
15
          $display("\t\ttime\tatb\t
                                       shtb\touttb");
   L
          $monitor("%d\t%b\t%b\t%b",$time,atb,shtb,outtb);
16
17
          end
18
          integer i;
19
20
   Ę
          always begin
   白
             for (i = 0; i <= 20; i = i + 1) begin
21
                  #10;
22
23
                  atb = $random;
24
                  shtb = $random;
25
              end
26
                  $display ("\t\Test Finished");
27
                  $stop;
    28
          end
29
      endmodule
30
```

This is the Verilog testbench code for the GDP Shifter.

Nar	me	Value	2	La cara	200	L	400		600		800	Linin	1000		1200		1400		1600	Lini	1800	Lini	2000
÷	Group1																						
	🗐 - 🛛 i[31:0]	0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
	🗈 🛙 atb[7:0]	×		36	9	13	101	1	118	237	249	197	229	18	242	232	92	45	99	128	170	150	13
	e- I shtb[1:0]	×		1	3	1	2		1	0		2	(3	2		1		2	0	1) :	3
		×		72	18	26	50	2	236	237	124	98	203	36	121	208	184	90	49	128	84	45	26
	New Group																						

These are the VCS waveforms for the GDP Shifter. The red blocks represent delay.

<u>T</u> ype: 국は 💌 <u>S</u> everity: 🗄	3 국 <u>▼</u> <u>C</u> ode: /	All	• • •	
Chronologic VCS simula	ator copyright	1991-2017		
Contains Synopsys prop	orietary inform	mation.		
Compiler version N-20:	17.12-SP2-14; K	Runtime vers	ion N-2017.12-SP2-14; 0	ct 5 18:49 2021
VCD+ Writer N-2017.12	-SP2-14 Copyri	ght (c) 1991	-2017 by Synopsys Inc.	
The file '/home/batuj:	1/Fall2021/lab0	6/inter.vpd'	was opened successfully	•
time	atb	shtb	outtb	
0	XXXXXXXXXX	××	xxxxxxxxx	
10	00100100	01	01001000	
20	00001001	11	00010010	
30	00001101	01	00011010	
40	01100101	10	00110010	
50	00000001	01	00000010	
60	01110110	01	11101100	
70	11101101	00	11101101	
80	11111001	10	01111100	
90	11000101	10	01100010	
100	11100101	11	11001011	
110	00010010	11	00100100	
120	11110010	10	01111001	
130	11101000	01	11010000	
140	01011100	01	10111000	
150	00101101	01	01011010	
160	01100011	10	00110001	
170	10000000	00	10000000	
180	10101010	01	01010100	
190	10010110	11	00101101	
200	00001101	11	00011010	
Test F	Finished			
1				

This is the VCS console for the GDP Shifter.

BUFFER

```
1
      `timescale lns / 100ps
2
3
      //buffer
4
     module gdpBuffer (a, buff, out);
5
          input [7:0] a;
 6
          input buff;
7
          output reg [7:0] out;
8
9
          always @(*)
10
              if(buff == 1)
11
                 out = a;
12
              else
13
                  out = 8'bzzzz zzzz;
14
      endmodule
15
```

This is the Verilog code for the GDP Buffer.

```
1
       `timescale lns / 100ps
2
3
     module gdpBufferTB;
          reg [7:0] atb;
4
5
          reg bufftb;
6
          wire [7:0] outtb;
7
8
        gdpBuffer U0 (
    Ð
9
           .a (atb),
            .buff (bufftb),
10
           .out (outtb)
11
     L
12
          );
13
14
    Ē
          initial begin
                                      bufftb\touttb");
15
           $display("\t\ttime\tatb\t
           $monitor("%d\t%b\t%b",$time,atb,bufftb,outtb);
16
    L
17
          end
18
19
          integer i;
    ₽
20
          always begin
    白
              for (i = 0; i <= 20; i = i + 1) begin
21
22
                  #10;
23
                  atb = $random;
24
                  bufftb = $random;
25
              end
26
                  $display ("\t\Test Finished");
27
                  $stop;
28
          end
29
      endmodule
30
```

This is the Verilog testbench code for the GDP Buffer.

		C1:5 REF																				Sim:2100 (2095)
ame	Value	P	Line	200		400		600		800		1000	/	1200		1400	l	1600		1800		2000
- Group1																						
😑 🛛 i[31:0]	0	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
🖅 🛙 atb[7:0]	×		36	9	13	101		118	237	249	197	229	18	242	232	92	45	99	128	170	150	13
🛛 buffb	Stx																					
	×		36	9	13			118) <u> </u>			229	18	<u> </u>	232	92	45) ——		170	150	13
- New Group																						

These are the VCS waveforms for the GDP Buffer. The red blocks represent delay, and the yellow lines represent Z.

<u>T</u> ype: ⊰ ⊰	▼ Severity:	⊰ ↓ <u>C</u> ode:	All	•		•			
Chronolog	(ic VCS simu	lator copyrig	nt 1991-2017						
Contains	Synopsys pri	oprietary info	ormation.						
Compiler	version N-2	017.12-SP2-14;	: Runtime vers	ion N-2017.12	2-SP2-	-14;	Oct	5 18:53	2021
VCD+ Writ	er N-2017.1	2-SP2-14 Copyr	right (c) 1991	-2017 by Sync	psys	Inc.			
The file	'/home/batu	j1/Fall2021/1a	ab6/inter.vpd'	was opened s	. ces	sful	ly.		
	time	atb	bufftb	outtb			-		
	0	****	×	****					
	10	00100100	1	00100100					
	20	00001001	1	00001001					
	30	00001101	1	00001101					
	40	01100101	0	ZZZZZZZZ					
	50	00000001	1	00000001					
	60	01110110	1	01110110					
	70	11101101	0	ZZZZZZZZ					
	80	11111001	0	ZZZZZZZZ					
	90	11000101	0	ZZZZZZZZ					
	100	11100101	1	11100101					
	110	00010010	1	00010010					
	120	11110010	0	zzzzzzz					
	130	11101000	1	11101000					
	140	01011100	1	01011100					
	150	00101101	1	00101101					
	160	01100011	0	zzzzzzz					
	170	10000000	0	zzzzzzz					
	180	10101010	1	10101010					
	190	10010110	1	10010110					
	200	00001101	1	00001101					
	Test	Finished							
1									

This is the VCS console for the GDP Buffer.

EXPERIMENT 2

```
`timescale lns / 100ps
 1
 2
 3
      //Data Path
      module DP (nIn, clk, IE, WE, WA, RAE, RAA, RBE, RBA, ALU, SH, OE, ne0, out);
 4
 5
          input clk, IE, WE, RAE, RBE, OE;
          input [1:0] WA, RAA, RBA, SH;
 6
 7
          input [2:0] ALU;
 8
          input [7:0] nIn;
 9
          output ne0;
10
          output wire [7:0] out;
11
12
         reg [7:0] rfIn;
13
          wire [7:0] rfA, rfB, aluOut, shOut, n;
14
15
         initial
         rfIn = 0;
16
17
18
          always @ (*)
19
         rfIn = n;
20
21
          gdpMux mux (shOut, nIn, IE, n);
22
          gdpRF RF (clk, WE, RAE, RBE, RAA, RBA, WA, rfIn, rfA, rfB);
23
          gdpALU theALU (rfA, rfB, ALU, aluOut);
24
          gdpShift SHIFT (aluOut, SH, shOut);
25
          gdpBuffer buff (shOut, OE, out);
26
27
          assign ne0 = n != 0; //note: checks the false //condition
28
29
     endmodule
30
31
      // 2-to-1 mux
32
      module gdpMux (a, b, sel, out);
33
          input[7:0] a;
34
          input[7:0] b;
35
         input sel;
36
          output reg [7:0] out;
37
38
          always @(*)
39
              if(sel == 0)
40
                 out = a;
41
              else
42
                  out = b;
43
      endmodule
44
45
      // register file
      module gdpRF(clk, WE, RAE, RBE, RAA, RBA, WA, inD, ReadA, ReadB);
46
47
          input clk, WE, RAE, RBE;
          input [1:0] RAA, RBA, WA;
48
49
          input [7:0] inD;
50
          output [7:0] ReadA, ReadB;
51
         reg [7:0] regF [0:3];
52
53
          // Write when WE asserted
54
          always @(posedge clk)
55
          if (WE == 1) regF[WA] <= inD;</pre>
56
          //reading to Port A and B, combinational
57
                         -----
                                    ----
                   ---
```

```
58
            assign ReadA = (RAE)? regF [RAA]:0;
 59
           assign ReadB = (RBE)? regF [RBA]:0;
 60
       endmodule
 61
 62
       // arithmetic logic unit
 63
       module gdpALU (a,b,sel, out);
 64
            input [7:0] a,b;
 65
            input [2:0] sel;
 66
           output reg [7:0] out;
 67
 68
           always @ (*)
     P
 69
           begin
 70
                case (sel)
 71
                   3'b000: out = a;
                   3'b001: out = a & b;
 72
 73
                   3'b010: out = a | b;
 74
                   3'b011: out = !a;
 75
                   3'b100: out = a + b;
 76
                   3'b101: out = a - b;
 77
                   3'bl10: out = a + 1;
 78
                    3'blll: out = a - 1;
 79
                endcase
      80
           end
 81
       endmodule
 82
 83
       // Shifter
       module gdpShift (a,sh,out);
 84
 85
           input [7:0] a;
 86
           input [1:0] sh;
 87
           output reg [7:0] out;
 88
 89
            always @ (*)
     \square
 90
           begin
      白
               case(sh)
 91
 92
                   3'b00: out = a;
 93
                    3'b01: out = a << 1;
 94
                    3'b10: out = a >> 1;
 95
                    3'bll: out= { a[6],a[5],a[4],a[3],a[2],a[1],a[0], a[7] } ;
 96
                endcase
     L
 97
           end
 98
       endmodule
 99
100
       //buffer
101
    module gdpBuffer (a, buff, out);
102
          input [7:0] a;
103
           input buff;
104
           output reg [7:0] out;
105
106
            always @(*)
107
                if (buff == 1)
108
                   out = a;
109
                else
110
                   out = 8'bzzzz_zzzz;
111
       endmodule
112
```

This is the Verilog code for my DP (DataPath) module that would instantiate all of the components verified in experiment 1.

EXPERIMENT 3

```
`timescale lns / 100ps
1
2
3
      module gdpDPTB;
4
          reg clk, IE, WE, RAE, RBE, OE;
5
          reg [1:0] WA, RAA, RBA, SH;
6
          reg [2:0] ALU;
7
          reg [7:0] nIn;
8
          wire ne0;
9
          wire [7:0] out;
10
11
          wire [7:0] shOut;
12
          reg [7:0] inTest [0:3];
13
          reg [7:0] exStore [0:3];
14
          reg [7:0] exSum [0:3];
15
          reg [7:0] exRestore [0:3];
16
17
          integer i;
18
19
          initial
20
              begin
    21
                  // initialize test inputs and expected outputs
22
                  inTest [0] = 8'b00000000;
                  inTest [1] = 8'b00000001;
23
24
                  inTest [2] = 8'b00000010;
25
                  inTest [3] = 8'b00000011;
                  exStore [0] = 8'b0000000;
26
27
                  exStore [1] = 8'b00000001;
                  exStore [2] = 8'b00000010;
28
                  exStore [3] = 8'b00000011;
29
                  exSum [0] = 8'b00000011;
30
                  exSum [1] = 8'b00000011;
31
32
                  exSum [2] = 8'b00000011;
33
                  exSum [3] = 8'b00000011;
34
                  exRestore [0] = 8'bzzzzzzz;
35
                  exRestore [1] = 8'bzzzzzzz;
36
                  exRestore [2] = 8'bzzzzzzz;
37
                  exRestore [3] = 8'bzzzzzzz;
38
39
                  // generate clock
40
                  clk = 0;
41
                  forever
42
                      #2 \ clk = \sim clk;
43
              end
44
45
          always
46
    begin
47
                  for (i = 0; i \le 3; i = i + 1)
                                                       // store into Register File
48
    Ė
                      begin
49
                          nIn <= inTest [i];</pre>
50
                          IE = 1;
51
                          WE = 1;
52
                          WA = i;
53
                          RAE = 0;
                          RBE = 0;
54
55
                          #5;
56
                          if (nIn != exStore[i])
57
                              begin
     Ē
```

58 \$write ("Stored incorrectly!"); 59 \$stop; 60 end 61 else 62 begin Ē 63 \$write("time: %d Stored: %b", \$time, nIn); 64 \$display (""); 65 end 66 67 end // summation for $(i = 0; i \le 3; i = i + 1)$ 68 69 Ė begin 70 IE = 0;71 WE = 0;72 RAE = 1;73 RBE = 1;74 RAA = 00;75 RBA = 11;76 WA = 0;77 ALU = 3'b100;78 SH = 2'b00;79 OE = 1;80 #5; 81 if (out != exSum[i]) 82 begin ₿ 83 \$write ("Wrong Sum!"); 84 \$stop; 85 end 86 else 87 Ė begin 88 \$write("time: %d Summation: %b", \$time, out); 89 \$display (""); 90 end 91 end 92 93 begin Ė 94 IE = 0;95 WE = 1;96 WA = 00;97 RAE = 1;98 RAA = 00;99 RBE = 1;100 RBA = 11;ALU = 3'b100;101 102 SH = 2'b00;103 OE = 0;104 #5; 105 if (out != exRestore[i]) 106 Ē begin 107 \$write ("Inproper Storing!"); 108 \$stop; 109 end 110 else 111 Ė begin 112 \$write("time: %d SumStored: %b", \$time, out); 113 \$display (""); 114 end

115	-	end
116		\$finish;
117	L	end
118		
119		//Instantiate DataPath
120	Ę	DP UO (
121		.nIn (nIn),
122		.clk (clk),
123		.IE (IE),
124		.WE (WE),
125		.WA (WA),
126		.RAE (RAE),
127		.RAA (RAA),
128		.RBE (RBE),
129		.RBA (RBA),
130		.ALU (ALU),
131		.SH (SH),
132		.OE (OE),
133		.ne0 (ne0),
134		.out (out)
135	L);
136	enc	imodule
137		

This is my Verilog testbench code for the GDP DataPath that would store inputs "00,01,10,11" into the Register File, add "00" and "11", and finally restore back into "00".



These are the VCS waveforms for my DataPath testbench. The red blocks represent don't care as they are not needed to store information within the Register File. The yellow lines for shift represent pass through, and the yellow lines for out represent that the value has been restored into the Register File.

Type: 국は 💌 Severity: 국は	-	Code: All	
Chronologic VCS simulator copyright 1991-2017			
Compiler version N-2017,12-SP2-14; Runtime version N-2017,12-SP2-14; Oct 6 10:40 2021			
VCD+ Writer N-2017.12-SP2-14 Copyright (c) 1991-2017 by Synopsys Inc.			
The file '/home/batuj1/F	Fall2	021/lab6/in Stored:	ter.vpd' was opened successfully.
CINC.	2	JUDI EU.	
time:	<u>10</u>	Stored:	00000001
time:	<u>15</u>	Stored:	00000010
time:	<u>20</u>	Stored:	00000011
time:	<u>25</u>	Summation:	00000011
time:	<u>30</u>	Summation:	00000011
time:	<u>35</u>	Summation:	00000011
time:	<u>40</u>	Summation:	00000011
time:	<u>45</u>	SumStored:	ZZZZZZZZ
time:	<u>50</u>	SumStored:	ZZZZZZZZ
time:	<u>55</u>	SumStored:	ZZZZZZZZ
time:	<u>60</u>	SumStored:	ZZZZZZZZ
<pre>\$finish called from file "gdpDPTB.v", line 116, \$finish at simulation time 600 Simulation complete, time is 60000 ps,</pre>			

This is the VCS console for my DataPath testbench. From time 5-20, the tested values are being stored within the Register File. From time 25-40, the value in "00" and the value in "11" are being added together from the ALU. From time 45-60, the ALU output is being restored back into the Register File.

4. Answers to questions

<u>Question 1:</u> Control words are from the control unit. The control unit will utilize the control word. Control words indicate the certain cycle number that would utilize the components of the general data path. The control unit is implemented by a finite state machine, and the control words are the inputs to the general data path. By utilizing the control words, the data path would be clocked; therefore, each state would determine at what certain time the control word would be inputted into the data path.

<u>Question 2:</u> To design a control unit for a general data path, a finite state machine would be used; therefore, the finite state machine would indicate when to output into the general data path inputs. Each state would determine where the control words are going into the data path. The initialization of inputs would take place within the first few states, then the next states would

determine if the inputs are being written or read into the register file, then possibly using a shifter or alu, and finally going to the buffer to determine the final output of the algorithm. To determine how each state would go from one to the next, the output of the control signal from the datapath would be implemented as an input in the control unit.

<u>Question 3:</u> A Clock Domain Crossing (CDC), within a digital design, is the process of passing the clock signal from one clock domain to another. This occurs when the data is transferred between flip-flops as one flip-flop would be driven by one clock, and the other flip-flop would be driven by another clock. More than one clock is utilized for Clock Domain Crossing. The main issue caused by Clock Domain Crossing is metastability. Metastability happens when the output of a flip-flop will not reach its expected output and may lead to oscillations between 0's and 1's if one clock domain is clocked relatively close to another clock domain. To prevent metastability from happening, it would be best to use one clock that drives into multiple flip-flops rather than multiple clocks that can cause an error.

5. Conclusions & Summary

Overall, this lab was very similar to the homework provided from the CPE 300 lecture. It was fairly easy, but sometimes it was tedious due to the fact of creating testbenches for every single component of the Data Path. The main issues I had were with experiment 3 when properly storing and restoring the values; however, I just rewatched the video in module 6 again to fully understand how to utilize the Register File. I expect the next lab to implement the control unit for this datapath.