UNIVERSITY OF NEVADA LAS VEGAS. DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING LABORATORIES.

Class:	СР	E300L	Semester:	Fall 2020		
Points		Document author:	Jerrod Batu			
		Author's email:	batuj1@unlv.nevada.edu			
			-			
		Document topic:	Postlab 5			
Instructor's	s com	iments:				

## 1. Introduction / Theory of Operation

Throughout this lab I will continue my knowledge on finite state machines (FSMs) and their implementation in FPGA.

1.

The two types of FSMs are Moore and Mealy. The key difference between these two types of FSMs is how the states lead to the output. **Moore Fsms** have the output dependent only on its states rather than on the inputs; therefore, the output only changes when the state goes to the next or previous state. **Mealy Fsms** have the output dependent on both the state and the inputs; therefore, the outputs are asynchronous throughout each state change. When using a Moore FSM, the best way to model the state diagram is to use an always and case statement where the always statement would initialize the clock on every positive edge, and the case statement would dictate how the states would change and the output logic for each state. When using a Mealy FSM, the best way to model the state diagram is to, in fact, use two always cases where one always case would describe the state transitions, and the other always case were to describe the combinational logic between the next state and the output.

2. When I approach designing an FSM, I always think about how the states relate to the desired output. When the problem prompts for a specific locking mechanism, I know it would be best to use a Mealy FSM because the output depends on the input and where the state is at for this specific input. When the problem prompts for a specific sequence of events, such as a traffic light, I prefer Moore FSMs because the output would only be dependent on the state. FSMs have always been easier to understand to me because they model real life examples.

# 2. Prelab

https://docs.google.com/document/d/1UAKqNVVO6aogDywWX3oxZrXacp6nB52l/edit?usp=s haring&ouid=102808507017671072128&rtpof=true&sd=true This is the link to my prelab5.

# **3. Results of Experiments**

#### **Experiment 1**

```
1
       module dLock7seg (inclk, rst, enter, in0, in1, outclk, unlock, lock, seg, stateprog);
 2
           input inclk, rst, enter, in0, in1;
 3
           output outclk;
 4
           output reg unlock, lock;
 5
           output reg [6:0] seg;
 6
           output reg [5:0] stateprog;
 7
 8
           parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5;
 9
          reg [0:4] MealyState, NextState;
10
          // calls to the onehertz module
11
12
     \square
          onehertz U0(
13
               .clk_50mhz (inclk),
14
               .clk_lhz (outclk)
15
     L
           );
16
17
           // reset condition
18
           always @ (posedge outclk or posedge rst)
19
     begin
20
                   if (rst)
21
     白
                       begin
22
                           MealyState <= S0;
23
                       end
24
                   else
25
                       MealyState <= NextState;</pre>
      26
               end
27
28
           // next state conditions
29
           always @ (MealyState or in0 or in1)
     F
30
                   case (MealyState)
                                                                        // 1
31
                       S0: begin
32
                               stateprog[0] = 1;
33
                               stateprog[1] = 0;
34
                               stateprog[2] = 0;
35
                               stateprog[3] = 0;
36
                               stateprog[4] = 0;
37
                               stateprog[5] = 0;
38
                               lock = 1;
39
                               unlock = 0;
40
                               if (inl && (in0 == 0))
41
                                   NextState = enter ? S1: S0;
42
                               else
43
                                   NextState = S0;
44
                            end
45
                       S1: begin
                                                                        // 1
     ₿
46
                               stateprog[0] = 0;
47
                               stateprog[1] = 1;
48
                               stateprog[2] = 0;
49
                               stateprog[3] = 0;
50
                               stateprog[4] = 0;
51
                               stateprog[5] = 0;
52
                               lock = 1;
53
                               unlock = 0;
54
                               if (inl && (in0 == 0))
55
                                   NextState = enter ? S2: S0;
56
                               else
57
                                   NextState = S0;
```





This is my FSM Verilog Code for the digital lock.



This is my RTL View for the FSM Verilog Code for the digital lock.



This is my State Machine Diagram View for the FSM Verilog Code for the digital lock.





These are my images of my digital combinational lock implemented onto the DE2 board. The combination is 110110, and LED11 will be red as well as the 7-segment display showing "L" when the combinational lock is "locked." The first two images are when A = 1. The third image is when A = 0. The fourth and fifth images are when A = 1 again. Lastly, the sixth image is when A = 0; thus, the output being shown with a green LED and a U displayed for "unlock."

<u>https://drive.google.com/file/d/1cRAC0FEcE2Qc9kZp06RF-yyTNQbC-wVg/view?usp=sharing</u> This is the link to my video describing the digital combinational lock. Included within the zip file will also be the same video.

#### **Experiment 2**

```
timescale 1 ns / 100 ps
      module fsmTable(X, clk, rst, Z);
 4
          input X, clk, rst;
           output reg Z;
 6
           parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6;
 7
 8
           reg [3:0] MealyState, NextState;
 9
           // Sequential logic:
11
           always @ (posedge clk or posedge rst)
12
              if (rst)
13
                   MealyState <= S0;</pre>
14
               else
15
                  MealyState <= NextState;</pre>
16
17
           // Combinational logic:
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
           always @ (MealyState or X)
     F
               case (MealyState)
                   S0: begin
                           Z = X ? 0 : 1;
                           NextState = X ? S2 : S1;
                        end
     þ
                   S1: begin
                          Z = X ? 0 : 1;
                          NextState = X ? S4 : S3;
                        end
     þ
                   S2: begin
                           Z = X ? 1 : 0;
                          NextState = X ? S4 : S4;
                        end
     þ
                   S3: begin
                           Z = X ? 1 : 0;
                           NextState = X ? S5 : S5;
                        end
36
     ¢
                   S4: begin
37
38
                           Z = X ? 0 : 1;
                           NextState = X ? S6 : S5;
39
                        end
     þ
40
                   S5: begin
                           Z = X ? 1 : 0;
41
                          NextState = X ? S0 : S0;
42
43
                        end
44
45
     þ
                   S6: begin
                           Z = X ? 1 : 1;
46
                           NextState = X ? S0 : S0;
47
                        end
     þ
48
                   default: begin
                               Z = 0;
49
50
                                   NextState = S0;
51
                                end
      L
52
               endcase
53
      endmodule
54
```

This is my Verilog code for the FSM machine table.

```
1 `timescale 1 ns / 100 ps
 2
 3
      module fsmTableTB;
 4
          reg Xtb;
 5
          reg clktb = 1'bl;
 6
          reg rsttb = 1'bl;
 7
           wire Ztb;
 8
           `define PERIOD 10
 9
10
          always
11
              #(`PERIOD/2) clktb = ~clktb;
12
13
    fsmTable U0 (
14
               .X (Xtb),
15
               .clk (clktb),
               .rst (rsttb),
16
17
               .Z (Ztb)
    L
          );
18
19
20
    initial begin
21
            $timeformat (-9, 1, "ns", 9);
22
            $monitor ( "time=%t Xtb = %b rsttb = %b Ztb = %b", $time, Xtb, rsttb,
                                                                                                 Ztb);
            #(`PERIOD * 100)
23
            $display ( "TESTING TIMEOUT" );
24
25
            $finish;
26
           end
27
28
    task expectedResult (input expected);
29
              if (Ztb != expected)
     ⊨
30
                  begin
                       $display ( "Ztb=%b, but expected value is %b", Ztb, expected);
31
                      $display ( "Test Failed" );
32
33
                      $finish;
34
                   end
     L
35
           endtask
36
37
           initial
38
    begin
39
                  @ (posedge clktb)
40
                  { rsttb, Xtb } = 2'b0_1; @(posedge clktb) expectedResult ( 1'b0 );
41
                  { rsttb, Xtb } = 2'b0_1; @(posedge clktb) expectedResult ( 1'b0 );
                  { rsttb, Xtb } = 2'b0_1; @(posedge clktb) expectedResult ( 1'b1 );
42
                  { rsttb, Xtb } = 2'b0 1; @(posedge clktb) expectedResult ( 1'b0 );
43
44
                  { rsttb, Xtb } = 2'b0_1; @(posedge clktb) expectedResult ( 1'b1 );
                  { rsttb, Xtb } = 2'b0_0; @(posedge clktb) expectedResult ( 1'b1 );
45
                  { rsttb, Xtb } = 2'b0_0; @(posedge clktb) expectedResult ( 1'b1 );
46
                  { rsttb, Xtb } = 2'b0 0; @(posedge clktb) expectedResult ( 1'b0 );
47
48
                  { rsttb, Xtb } = 2'b0_0; @(posedge clktb) expectedResult ( 1'b0 );
                  { rsttb, Xtb } = 2'b1_0; @(posedge clktb) expectedResult ( 1'b1 );
49
50
                   { rsttb, Xtb } = 2'bl_1; @(posedge clktb) expectedResult ( 1'b0 );
51
                   $display ( "*****Test PASSED*****" );
52
                   $finish;
53
               end
54
       endmodule
55
```

This is my testbench Verilog code for the FSM machine table.

🎰 Di	E - TopLevel.2 - [Wave.1] /home/batuj1//lab5/fsmTable/simv@csimcluster.ee.unlv.edu		- 🗆 ×
🔋 <u>F</u> ile	Edit View Simulator Signal Scope Trace Window Help		_ 6
	1 x100ps 👻 🎇 🙀 🔽 💆 🚊 📴 🗗	🔹 🛅 🎂 🗄 다다, 📾 吾) 詩 茨 • 🎞 • 🐼 🖉 浙 • 🛛 🚅 📫 Any Edge 💽 🔳 🚺 🐧 옷 옷 이 🖸 😧 👰 🛈 💽 💽 🖉 🖉	
† [	◎ 〒 張 冉 冉 冉 冉 冉 御 邻 仲 ♣ ↓		
		(CI) REF	Sim:1200 (1199)
Vame	Value	0	00  1100
Gr	oup1		
	🛙 cikto St1		
	🛙 rsttb St1		
-	🛿 Xtb Stx		
	n-Ztb Stx		
-Ne	w Group		

These are my VCS waveforms for the FSM machine table. The red blocks represent delay.

	<u>T</u> ype:   <b>⊰</b>	式 <u>▼</u> <u>S</u> eve	erity: 🕄 🔽 !	<u>C</u> ode: All	▼ ⊘ ∢ ▶	
	Chronol	logic VCS	simulator cop	yright 1991-20	017	
	Contair	ns Synopsy	s proprietary	, information.		
	Compile	er version	N-2017,12-SF	2-14; Runtime	version N-2017.12-SP2-14; Sep 29 10:33 :	2021
	VCD+ Wr	riter N-20	17.12-SP2-14	Copyright (c)	1991-2017 by Synopsys Inc.	
	The fil	le '/home/	batuj1/Fall20	)21/lab5/fsmTak	ple/inter.vpd' was opened successfully.	
	time=	<u>0.0ns</u>	Xtb = x	rsttb = 1	Ztb = x	
	time=	<u>10.0ns</u>	Xtb = 1	rsttb = 0	Ztb = 0	
	time=	<u>30,0ns</u>	Xtb = 1	rsttb = 0	Ztb = 1	
	time=	<u>40,0ns</u>	Xtb = 1	rsttb = 0	Ztb = 0	
	time=	<u>50,0ns</u>	Xtb = 1	rsttb = 0	Ztb = 1	
	time=	<u>60,0ns</u>	Xtb = 0	rsttb = 0	Ztb = 1	
	time=	<u>80.0ns</u>	Xtb = 0	rsttb = 0	Ztb = 0	
	time=	<u>100,0ns</u>	Xtb = 0	rsttb = 1	Ztb = 1	
	time=	<u>110.0ns</u>	Xtb = 1	rsttb = 1	Ztb = 0	
	**** Te	est PASSED	****			
	≸finisł	n called f	rom file " <mark>fsm</mark>	<mark>∖TableTB.v", li</mark>	ine <u>52</u> .	
	≸finisł	n at simul	ation time	<u>120,0ns</u>		
	Simulat	ion compl	ete, time is	<u>120000 ps</u> .		
1						

This is my VCS console for the FSM machine table.

#### **Experiment 3**

```
`timescale lns / 100ps
 1
 2
3
      module seqGen (A, clk, rst, W, X, Y, Z);
           input A, clk, rst;
4
 5
           output reg W, X, Y, Z;
 6
 7
           parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6, S7 = 7, S8 = 8;
 8
           reg [0:3] MealyState, NextState;
9
10
           // Sequential logic
11
           always @ (posedge clk or posedge rst)
12
               if (rst)
13
                  MealyState <= S0;</pre>
14
               else.
15
                   MealyState <= NextState;</pre>
16
17
           // Combinational logic
18
           always @ (MealyState or A)
19
    \Box
               case (MealyState)
20
                   S0:
21
     Ð
                       begin
22
                           W = !A ? 1 : 1;
23
                           X = !A ? 0 : 0;
                           Y = !A ? 0 : 0;
24
                           Z = !A ? 0 : 1;
25
26
                           NextState = S1;
27
                       end
28
                   S1:
29
    ¢
                       begin
30
                           W = !A ? 1 : 0;
                           X = !A ? 1 : 0;
31
                           Y = !A ? 0 : 0;
32
33
                           Z = !A ? 0 : 1;
34
                           NextState = S2;
35
                       end
                   S2:
36
37
     ¢
                       begin
38
                           W = !A ? 0 : 0;
39
                           X = !A ? 1 : 0;
40
                           Y = !A ? 0 : 1;
41
                           Z = !A ? 0 : 1;
42
                           NextState = S3;
43
                       end
44
                   S3:
45
                       begin
46
                           W = !A ? 0 : 0;
                           X = !A ? 1 : 0;
47
                           Y = !A ? 1 : 1;
48
49
                           Z = !A ? 0 : 0;
50
                           NextState = S4;
51
                       end
52
                   S4:
53
                       begin
     白
54
                           W = !A ? 0 : 0;
55
                           X = !A ? 0 : 1;
56
                           Y = !A ? 1 : 1;
57
                           Z = !A ? 0 : 0;
```



This is my Verilog code for an FSM that models a sequence generator.

```
1 `timescale lns / 100ps
2
 3
      module seqGenTB;
 4
          reg Atb;
          reg clktb = 1'bl;
 5
          reg rsttb = 1'bl;
 6
 7
          wire Wtb, Xtb, Ytb, Ztb;
 8
          `define PERIOD 10
 9
10
          always
              #(`PERIOD/2) clktb = ~clktb;
12
13
    \Box
          seqGen U0 (
14
              .A (Atb),
              .clk (clktb),
15
16
               .rst (rsttb),
17
              .W (Wtb),
18
              .X (Xtb),
19
              .Y (Ytb),
20
              .Z (Ztb)
     L
21
          ):
22
23
    initial begin
            $timeformat (-9, 1, "ns", 9);
24
25
    Þ
            $monitor ( "time=%t Atb = %b
                                                rsttb = %b W,X,Y,Z = %b",
                       $time, Atb, rsttb, Wtb,Xtb,Ytb,Ztb);
26
27
            #(`PERIOD * 100)
28
            $display ( "TESTING TIMEOUT" );
29
           $finish;
30
          end
31
32
    task expectedResult (input [3:0] expected);
33
            if ((Wtb != expected[3]) || (Xtb != expected[2]) || (Ytb != expected[1]) || (Ztb != expected[0]))
34
    Ė
                  begin
35
                    $display ( "WXYZ = %b",Wtb,Xtb,Ytb,Ztb);
36
                    $display ( "Expected = %b", expected[3], expected[2], expected[1], expected[0]);
                      $display ( "Test Failed" );
37
38
                      $finish;
39
                  end
     L
40
          endtask
41
42
          initial
    Ξ
43
              begin
44
                  @(posedge clktb)
45
                      { rsttb, Atb } = 2'bl 0; @(posedge clktb) expectedResult ( 4'bl000 );
46
47
                      { rsttb, Atb } = 2'b0_0; @(posedge clktb) expectedResult ( 4'b1100 );
                      { rsttb, Atb } = 2'b0 0; @(posedge clktb) expectedResult ( 4'b0100 );
48
49
                      { rsttb, Atb } = 2'b0_0; @(posedge clktb) expectedResult ( 4'b0110 );
50
                      { rsttb, Atb } = 2'b0_0; @(posedge clktb) expectedResult ( 4'b0010 );
51
                      { rsttb, Atb } = 2'b0_0; @(posedge clktb) expectedResult ( 4'b0011 );
52
                      { rsttb, Atb } = 2'b0_0; @(posedge clktb) expectedResult ( 4'b0001 );
53
                      { rsttb, Atb } = 2'b0 0; @(posedge clktb) expectedResult ( 4'b1001 );
54
55
                      { rsttb, Atb } = 2'b0_1; @(posedge clktb) expectedResult ( 4'b1001 );
56
                      { rsttb, Atb } = 2'b0 1; @(posedge clktb) expectedResult ( 4'b0001 );
                      { rsttb, Atb } = 2'b0_1; @(posedge clktb) expectedResult ( 4'b0011 );
57
```

58	{ rst	tb, Atb } = 2'b0_1;	@ (posedge	clktb) e	expectedResult	( 4'b0010 )	; (
59	{ rst	tb, Atb } = 2'b0_1;	@ (posedge	clktb) e	expectedResult	( 4'b0110 )	; (
60	{ rst	tb, Atb } = 2'b0_1;	@ (posedge	clktb) e	expectedResult	( 4'b0100 )	; (
61	{ rst	tb, Atb } = 2'b0_1;	@ (posedge	clktb) e	expectedResult	( 4'bl100 )	; (
62	{ rst	tb, Atb } = 2'b0_1;	@ (posedge	clktb) e	expectedResult	( 4'b1000 )	; (
63							
64	{ rst	tb, Atb } = 2'bl_0;	@ (posedge	clktb) e	expectedResult	( 4'b1000 )	; (
65	{ rst	tb, Atb } = 2'bl_1;	@ (posedge	clktb) e	expectedResult	( 4'b1001 )	; (
66	\$disp	lay ( "*****Test PA	SSED****	);			
67	\$fini	sh;					
68	end						
69	endmodule						
70							

This is my testbench Verilog code for an FSM that models a sequence generator.

ø	🖕 D/E - Top Level 2 - [Wave.] / home/baty1//hab5/stegGen/sim/@csimcluster.ec.univ.edu X								
77	Eile Edit View Simulator Signal Scope Trace Window Help		_ 8 ×						
I	0 ×100ps - 📲 🗛 💽 🏩 🏎	診  診   診							
J.	↓ ○ P R P R R R Ø Ø P 2								
		C10 REF	Sim:1900 (1900)						
Na	ame Value	0 1000 H000 H000 H000 H000 H000 H000 H0	800 ~						
ė	o Group1								
	- D ciktb								
	- B rstto	sti and a state of the state of							
	- D Atb	st							
	- n. Wtb	su and a sub-sub-sub-sub-sub-sub-sub-sub-sub-sub-							
	n_ Xtb	Sto							
	- n. Ytb	stu							
	Ztb								
L	-New Group								

These are my VCS waveforms for an FSM that models a sequence generator. The red blocks indicate delay.

l <u>T</u> ype: 📑	は <u>▼</u> <u>S</u> eve	erity: 💷 👤	<u>C</u> ode: All	💌 🖉 🖌 🕨
Contai	ns Synopsy:	s proprietary	information.	
Compil	er version	N-2017,12-SF	2-14; Runtime	version N-2017,12-SP2-14; Sep 30 13:56 2021
VCD+ W	riter N-20	17,12-SP2-14	Copyright (c)	1991-2017 by Synopsys Inc.
The fi	le '/home/k	batuj1/Fall20	21/lab5/seqGer	/inter.vpd' was opened successfully.
time=	<u>0.0ns</u>	Atb = $\times$	rsttb = 1	$W_{x}X_{y}Y_{z}Z = 100 \times$
time=	<u>10,0ns</u>	Atb = 0	rsttb = 1	W,X,Y,Z = 1000
time=	<u>20.0ns</u>	Atb = 0	rsttb = 0	W,X,Y,Z = 1100
time=	<u>30.0ns</u>	Atb = O	rsttb = 0	$W_{2}X_{2}Y_{2}Z = 0100$
time=	<u>40.0ns</u>	Atb = 0	rsttb = 0	$W_{x}X_{y}Y_{z}Z = 0110$
time=	<u>50,0ns</u>	Atb = O	rsttb = 0	$W_{x}X_{y}Y_{z}Z = 0010$
time=	<u>60,0ns</u>	Atb = O	rsttb = 0	$W_{x}X_{y}Y_{z}Z = 0011$
time=	<u>70,0ns</u>	Atb = O	rsttb = 0	$W_{x}X_{y}Y_{z}Z = 0001$
time=	<u>80,0ns</u>	Atb = 0	rsttb = 0	$W_{x}X_{y}Y_{z}Z = 1001$
time=	<u>90,0ns</u>	Atb = 1	rsttb = 0	$W_{x}X_{y}Y_{z}Z = 1001$
time=	<u>100,0ns</u>	Atb = 1	rsttb = 0	$W_{x}X_{y}Y_{z}Z = 0001$
time=	<u>110.0ns</u>	Atb = 1	rsttb = 0	W, X, Y, Z = 0011
time=	<u>120.0ns</u>	Atb = 1	rsttb = 0	W, X, Y, Z = 0010
time=	<u>130,0ns</u>	Atb = 1	rsttb = 0	W, X, Y, Z = 0110
time=	<u>140,0ns</u>	Atb = 1	rsttb = 0	$W_{1}X_{1}Y_{2}Z = 0100$
time=	<u>150,0ns</u>	Atb = 1	rsttb = 0	$W_{x}X_{y}Y_{z}Z = 1100$
time=	<u>160,0ns</u>	Atb = 1	rsttb = 0	$W_{1}X_{1}Y_{2}Z = 1000$
time=	<u>170,0ns</u>	Atb = 0	rsttb = 1	$W_{1}X_{1}Y_{2}Z = 1000$
time=	180,0ns	Htb = 1	rsttb = 1	$W_{2}X_{2}Y_{2}Z = 1001$
*****	est PASSED	*****	Courte and the	
\$† 101S	n cailed fi	rom tile " <u>seo</u>	<u>Gen (B.V°, line</u> 400-0	<u>• 6/</u> •
\$† 101S	n at simul	ation time	190,0ns	
Simula	tion compl	ete, time is	190000 ps.	

This is my VCS console for an FSM that models a sequence generator.





These are my images of the sequence generator. The first and fourth image show where the sequence starts and when reset is 1 for both cases. The 2nd and 3rd image start the sequence of decreasing from 1000 to 0001 then back up to 1000. The 5th and 6th image start the sequence of increasing from 0001 to 1001 then back down to 0001.

```
Experiment 4
```

```
timescale lns / 100ps
 2
 3
      module fsmWait (serial_in, clk, rstN, downcount, shift_en, data_rdy, cntr_rstN);
 4
          input serial in, clk, rstN;
           input [2:0] downcount;
5
 6
          output reg shift_en, data_rdy, cntr_rstN;
7
          reg [2:0] counter;
8
9
          parameter Reset = 2'b00, Waite = 2'b01, Load = 2'b10, Ready = 2'b11;
10
        reg [0:1] MealyState, NextState;
11
12
        always @ (posedge rstN or posedge clk)
13
          if (rstN)
14
            MealyState <= Reset;</pre>
15
          else
16
            MealyState <= NextState;</pre>
17
18
         always @ (posedge MealyState or serial_in)
    F
19
           case (MealyState)
20
                   Reset: begin
                           shift_en = 0;
21
22
                           data_rdy = 0;
23
                           cntr_rstN = 0;
24
                           MealyState <= rstN ? Reset : Waite;
25
                           end
    þ
26
                   Waite: begin
27
                               shift_en = 0;
28
                               data_rdy = 0;
29
                               cntr rstN = 0;
30
                               MealyState <= serial_in ? Waite : Load;
31
                            end
32
                   Load: begin
    Þ
33
                               counter = downcount;
34
                               shift en = 0;
35
                               data_rdy = 0;
36
                               if (counter == 0)
37
                                   cntr_rstN = 0;
38
                               else
39
     Ė
                                   begin
40
                                      cntr_rstN = 1;
41
                                       counter = counter - 3'b001;
42
                                   end
43
                               MealyState <= cntr_rstN ? Load: Ready;
44
                            end
    þ
45
                   Ready: begin
46
                               shift en = 0;
47
                               data rdy = 1;
48
                               MealyState <= Waite;
49
                            end
50
               endcase
51
      endmodule
52
```

This is my Verilog code for the FSM figure implementation.

```
`timescale lns / 100ps
3
      module fsmWaitTB:
          reg serial_intb;
4
5
          reg clktb = 1'bl;
6
          reg rstNtb;
          reg [2:0]downcounttb;
8
          wire shift_entb, data_rdytb, cntr_rstNtb;
9
           `define PERIOD 10
10
          always
12
             #(`PERIOD/2) clktb = ~clktb;
14
          fsmWait U0 (
              .serial_in (serial_intb),
16
              .clk (clktb),
              .rstN (rstNtb),
18
              .downcount (downcounttb),
19
              .shift_en (shift_entb),
20
              .data_rdy (data_rdytb),
              .cntr_rstN (cntr_rstNtb)
          1:
23
24
          initial begin
25
             $timeformat (-9, 1, "ns", 9);
              $monitor ( "time=%t rstNtb = %b serial_intb = %b downcounttb = %b
26
                                                                                               shift_entb = %b
                                                                                                                      cntr_rstNtb = %b
                                                                                                                                         data_rdy = %b",
27
                        $time, rstNtb, serial_intb, downcounttb, shift_entb, cntr_rstNtb, data_rdytb);
            #(`PERIOD * 100)
28
29
            $display ( "TESTING TIMEOUT" );
30
            $finish;
          end
32
          task expectedResult (input [2:0] expected);
34
            if ((shift_entb != expected[2]) || (cntr_rstNtb != expected[1]) || (data_rdytb != expected[0]))
35
                  begin
36
                      $display ( "SHen, CnRSTN, DataRDY = %b", shift entb, cntr rstNtb, data rdytb);
                       $display ( "Expected = %b", expected[2], expected[1], expected[0]);
                      $display ( "Test Failed" );
38
39
                      $finish;
40
                  end
          endtask
41
42
43
          initial
44
              begin
45
                  @ (posedge clktb)
46
                       { rstNtb, serial_intb , downcounttb } = 5'bl_0_000; @(posedge clktb) expectedResult ( 3'b000 );
                       { rstNtb, serial_intb , downcounttb } = 5'bl_1_111; @(posedge clktb) expectedResult ( 3'b000 );
47
48
                       { rstNtb, serial_intb , downcounttb } = 5'b0_0_111; @(posedge clktb) expectedResult ( 3'b000 );
49
                       { rstNtb, serial_intb , downcounttb } = 5'b0_1_110; @(posedge clktb) expectedResult ( 3'b010 );
                       { rstNtb, serial_intb , downcounttb } = 5'b0_0_101; @(posedge clktb) expectedResult ( 3'b010 );
51
52
                       { rstNtb, serial_intb , downcounttb } = 5'b0_1_110; @(posedge clktb) expectedResult ( 3'b010 );
53
                       { rstNtb, serial_intb , downcounttb } = 5'b0_0_011; @(posedge clktb) expectedResult ( 3'b010 );
54
                       { rstNtb, serial_intb , downcounttb } = 5'b0_1_010; @(posedge clktb) expectedResult ( 3'b010 );
                       { rstNtb, serial_intb , downcounttb } = 5'b0_0_001; @(posedge clktb) expectedResult ( 3'b010 );
{ rstNtb, serial_intb , downcounttb } = 5'b0_1_000; @(posedge clktb) expectedResult ( 3'b001 );
55
56
                       { rstNtb, serial_intb , downcounttb } = 5'b0_0_000; @(posedge clktb) expectedResult ( 3'b000 );
57
 58
                               { rstNtb, serial_intb , downcounttb } = 5'b0_1_001; @(posedge clktb) expectedResult ( 3'b010 );
 59
                               { rstNtb, serial_intb , downcounttb } = 5'b0_0_000; @ (posedge clktb) expectedResult ( 3'b001 );
 60
 61
                              $display ( "****Test PASSED*****" );
 62
 63
                              $finish;
 64
                    end
 65
         endmodule
 66
```

This is my testbench Verilog code for the FSM figure implementation.

🎰 DVE	- TopLevel.2 - [Wave.1] /home/batuj1//lab5/fsmWait/simv@csimcluster.ee.unlv.	edu												-	o ×
🛱 <u>F</u> ile	<u>E</u> dit ⊻iew Si <u>m</u> ulator Signal <u>S</u> cope <u>T</u> race <u>W</u> indow <u>H</u> elp														_ 8
J •	1 ×100ps ▼ ♣ ♣  ▼ 单 ▲ 원 ●  ▼ ● ④ ④ ④ ① ● 권 관 용 권 권 권 원 ④ ④ ① ● ● ♣ ▼		≞ (▲ ≛ (⇔ ⇔ )∎ • <b>∷ ∷ ∷</b> ≦ (€	「●いる」を	ए <b>र</b> % <b>*</b> %	( <i>4</i> ° Fi⊁ ▼ ]] <b>(</b>	Any Edge	•	1 <u> </u> b € Q			2 ⊛ @			
		EF													Sim:1400 (1399)
Name	Value	0	100	200	300	400 	500	600	700	1800 	900 Liuu Liuu	1000	1100	1200	1300
🖶 Grou	ip1														
0	/ ciktb	St1													
0	i rstNtb	Stx													
0	/ serial_intb	Stx													
÷- 0	/ downcounttb[2:0]	3'hx	0		7	6	5	6	3	2	1	X	0	1	0
	∟shift_entb	Stx													
	∟ cntr_rstNtb	Stx													
	∟data_rdytb	Stx													
New	Group														

These are my VCS waveforms for the FSM figure implementation.

<u>T</u> ype:   <b>⊰</b>	l <b>⇒ <u>S</u>eve</b> r	rity: <mark>] \$  \$ ▼</mark> <u>C</u> ode:	All	- 🖉 🖉								
Chrono.	logic VCS s	imulator copyrigh	nt 1991-2017									
Contair	Contains Synopsys proprietary information.											
Compile	Compiler version N-2017.12-SP2-14; Runtime version N-2017.12-SP2-14; Oct 3 17:49 2021											
VCD+ W	VCD+ Writer N-2017.12-SP2-14 Copyright (c) 1991-2017 by Synopsys Inc.											
The fi	le '/home/b	atuj1/Fall2021/la	ab5/fsmWait/inter.vp	d' was opened successi	Fully.							
time=	<u>0.0ns</u>	rstNtb = x	serial_intb = ×	downcounttb = xxx	shift_entb = ×	cntr_rstNtb = ×	data_rdy = x					
time=	<u>10.0ns</u>	rstNtb = 1	serial_intb = 0	downcounttb = 000	shift_entb = x	cntr_rstNtb = ×	data_rdy = x					
time=	<u>20,0ns</u>	rstNtb = 1	serial_intb = 1	downcounttb = 111	shift_entb = 0	cntr_rstNtb = 0	data_rdy = 0					
time=	<u>30.0ns</u>	rstNtb = 0	serial_intb = 0	downcounttb = 111	shift_entb = 0	cntr_rstNtb = 0	data_rdy = 0					
time=	<u>40.0ns</u>	rstNtb = 0	serial_intb = 1	downcounttb = 110	shift_entb = 0	cntr_rstNtb = 1	data_rdy = 0					
time=	<u>50,0ns</u>	rstNtb = 0	serial_intb = 0	downcounttb = 101	shift_entb = 0	cntr_rstNtb = 1	data_rdy = 0					
time=	<u>60.0ns</u>	rstNtb = 0	serial_intb = 1	downcounttb = 110	shift_entb = 0	cntr_rstNtb = 1	data_rdy = 0					
time=	<u>70,0ns</u>	rstNtb = 0	serial_intb = 0	downcounttb = 011	shift_entb = 0	cntr_rstNtb = 1	data_rdy = 0					
time=	<u>80.0ns</u>	rstNtb = 0	serial_intb = 1	downcounttb = 010	shift_entb = 0	cntr_rstNtb = 1	data_rdy = 0					
time=	<u>90.0ns</u>	rstNtb = 0	serial_intb = 0	downcounttb = 001	shift_entb = 0	cntr_rstNtb = 1	data_rdy = 0					
time=	<u>100,0ns</u>	rstNtb = 0	serial_intb = 1	downcounttb = 000	shift_entb = 0	cntr_rstNtb = 0	data_rdy = 1					
time=	<u>110,0ns</u>	rstNtb = 0	serial_intb = 0	downcounttb = 000	shift_entb = 0	cntr_rstNtb = 0	data_rdy = 0					
time=	<u>120,0ns</u>	rstNtb = 0	serial_intb = 1	downcounttb = 001	shift_entb = 0	cntr_rstNtb = 1	data_rdy = 0					
time=	<u>130,0ns</u>	rstNtb = 0	serial_intb = 0	downcounttb = 000	shift_entb = 0	cntr_rstNtb = 0	data_rdy = 1					
*****Te	est PASSED*	****										
<b>≸</b> finis	n called fr	om file " <mark>fsmWait]</mark>	<u>B.v", line 63</u> .									
¶ \$finis	n at simula	tion time <u>140.0</u>	) <u>ns</u>									
Simula	tion comple	te, time is <u>14000</u>	<u>0 ps</u> .									

This is my VCS output console for the FSM figure implementation.

## 4. Answers to questions

#### Question 1:

Mealy FSMs have a benefit over the Moore FSM when initializing the output instantaneously rather than the output depending on the state; however, the main disadvantage of the Mealy FSM is that the outputs are not held after each clock cycle. This means that Mealy FSMs are dependent on both the state and the inputs rather than only the state. Since the Mealy FSM considers the state and the inputs, there are more faults that may happen upon the output of the Mealy FSM.

## Question 2:

Encoding styles of an FSM refer to how the states are represented for clarity and ease of maintenance. A few examples of encoding styles include binary encoding, one-hot encoding, and gray coding. These different coding styles depend on how the FSM is designed. Binary encoding has the states enumerated with binary numbers such as 0000, 0100, 0110, 1010, etc. One-hot encoding refers to states as bit patterns with only one '1'. An example of this would be:

00001, 00010, 00100, 01000, or 10000. Gray encoding only differs from one bit such as 00, 01, 10, or 110. Each of these encoding styles have benefits over one another. Binary encoding minimizes the length of state vectors. One-hot encoding is faster, but uses more registers and less logic. Gray encoding reduces faulty errors within an FSM. Encodings basically represent how the states are encoded within an FSM's design.

### Question 3:

The combinational section of an FSM is to determine the next state logic. It's to show how one state transitions from another as well as where the output would be determined inside the FSM. Within the combinational section, there are two different logics: next state and output. Sometimes, the combinational section can be split up into one for the next state and one for output. The sequential section of an FSM is to store the current state of the FSM. It is to show when one state goes to the next rather than how one state goes to the next. For example, the sequential section of an FSM may include a reset where the current state will be set to the beginning, then the next state will start when no reset is initiated and at the positive clock edge.

## **5.** Conclusions & Summary

Overall, this was probably one of the most time consuming labs. It wasn't necessarily hard understanding what was being asked for within the lab; however, there was just a lot of work to be done for the lab. The main issues for the first experiment were implementing the clock divider into the code again, but it was a simple fix that took about 10 minutes. In addition, trying to input the correct code within the DE2 was also rough as the next state transitioned at the clock edge, so I had to input the code very quickly on the DE2 board. The second and third experiments were quite easy. The fourth experiment took the most time trying to understand what was being outputted. The video provided did clarify some of my questions on what some of the inputs and outputs meant. My main concern was with the down counter because I had no idea how to implement this within an FSM. My first idea was to create the down counter in a separate module, but that idea did not work; therefore, I included the down counter within the state itself and made the next state condition based on cntr\_rstN. Choosing between Mealy and Moore ended up being very confusing, but I remember now which one to use.