

Class:	CPE300L		Semester:	Fall 2020
Points		Document author:	Jerrod Batu	
		Author's email:	batuj1@unlv.nevada.edu	
		Document topic:	Postlab 5	
Instructor's comments:				

## 1. Introduction / Theory of Operation

Throughout this lab I will continue my knowledge on finite state machines (FSMs) and their implementation in FPGA.

1.

The two types of FSMs are Moore and Mealy. The key difference between these two types of FSMs is how the states lead to the output. **Moore Fsms** have the output dependent only on its states rather than on the inputs; therefore, the output only changes when the state goes to the next or previous state. **Mealy Fsms** have the output dependent on both the state and the inputs; therefore, the outputs are asynchronous throughout each state change. When using a Moore FSM, the best way to model the state diagram is to use an always and case statement where the always statement would initialize the clock on every positive edge, and the case statement would dictate how the states would change and the output logic for each state. When using a Mealy FSM, the best way to model the state diagram is to, in fact, use two always cases where one always case would describe the state transitions, and the other always case were to describe the combinational logic between the next state and the output.

2. **When I approach designing an FSM**, I always think about how the states relate to the desired output. When the problem prompts for a specific locking mechanism, I know it would be best to use a Mealy FSM because the output depends on the input and where the state is at for this specific input. When the problem prompts for a specific sequence of events, such as a traffic light, I prefer Moore FSMs because the output would only be dependent on the state. FSMs have always been easier to understand to me because they model real life examples.

## 2. Prelab

[https://docs.google.com/document/d/1UAKqNVVO6aogDywWX3oxZrXacp6nB52l/edit?usp=s\\_haring&ouid=102808507017671072128&rtpof=true&sd=true](https://docs.google.com/document/d/1UAKqNVVO6aogDywWX3oxZrXacp6nB52l/edit?usp=s_haring&ouid=102808507017671072128&rtpof=true&sd=true)

This is the link to my prelab5.

### 3. Results of Experiments

#### Experiment 1

```
1  module dLock7seg (inclk, rst, enter, in0, in1, outclk, unlock, lock, seg, stateprog);
2      input inclk, rst, enter, in0, in1;
3      output outclk;
4      output reg unlock, lock;
5      output reg [6:0] seg;
6      output reg [5:0] stateprog;
7
8      parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5;
9      reg [0:4] MealyState, NextState;
10
11     // calls to the onehertz module
12     onehertz U0(
13         .clk_50mhz (inclk),
14         .clk_lhz (outclk)
15     );
16
17     // reset condition
18     always @ (posedge outclk or posedge rst)
19     begin
20         if (rst)
21         begin
22             MealyState <= S0;
23         end
24         else
25             MealyState <= NextState;
26     end
27
28     // next state conditions
29     always @ (MealyState or in0 or in1)
30     case (MealyState)
31         S0: begin // 1
32             stateprog[0] = 1;
33             stateprog[1] = 0;
34             stateprog[2] = 0;
35             stateprog[3] = 0;
36             stateprog[4] = 0;
37             stateprog[5] = 0;
38             lock = 1;
39             unlock = 0;
40             if (in1 && (in0 == 0))
41                 NextState = enter ? S1: S0;
42             else
43                 NextState = S0;
44         end
45         S1: begin // 1
46             stateprog[0] = 0;
47             stateprog[1] = 1;
48             stateprog[2] = 0;
49             stateprog[3] = 0;
50             stateprog[4] = 0;
51             stateprog[5] = 0;
52             lock = 1;
53             unlock = 0;
54             if (in1 && (in0 == 0))
55                 NextState = enter ? S2: S0;
56             else
57                 NextState = S0;
```

```

58     end
59 S2: begin // 0
60     stateprog[0] = 0;
61     stateprog[1] = 0;
62     stateprog[2] = 1;
63     stateprog[3] = 0;
64     stateprog[4] = 0;
65     stateprog[5] = 0;
66     lock = 1;
67     unlock = 0;
68     if (in0 && (in1 == 0))
69         NextState = enter ? S3: S0;
70     else
71         NextState = S0;
72     end
73 S3: begin // 1
74     stateprog[0] = 0;
75     stateprog[1] = 0;
76     stateprog[2] = 0;
77     stateprog[3] = 1;
78     stateprog[4] = 0;
79     stateprog[5] = 0;
80     lock = 1;
81     unlock = 0;
82     if (in1 && (in0 == 0))
83         NextState = enter ? S4: S0;
84     else
85         NextState = S0;
86     end
87 S4: begin // 1
88     stateprog[0] = 0;
89     stateprog[1] = 0;
90     stateprog[2] = 0;
91     stateprog[3] = 0;
92     stateprog[4] = 1;
93     stateprog[5] = 0;
94     lock = 1;
95     unlock = 0;
96     if (in1 && (in0 == 0))
97         NextState = enter ? S5: S0;
98     else
99         NextState = S0;
100    end
101 S5: begin // 0
102    stateprog[0] = 0;
103    stateprog[1] = 0;
104    stateprog[2] = 0;
105    stateprog[3] = 0;
106    stateprog[4] = 0;
107    stateprog[5] = 1;
108    if (in0 && (in1 == 0))
109        begin
110            NextState = enter ? S0 : S0;
111            lock = 0;
112            unlock = 1;
113        end
114    else


```

```


115                                     NextState = S0;
116                                     end
117                                 endcase
118
119
120
121     always @ (unlock) begin
122         case (unlock)
123             0 : seg = 7'b1110001;
124             1 : seg = 7'b1000001;
125             default: seg = 7'b1111111;
126         endcase
127     end
128
129 endmodule
130
131 module onehertz(clk_50mhz, clk_lhz);
132     input clk_50mhz;
133     output clk_lhz;
134     reg clk_lhz;
135     reg [24:0] count;
136     always @ (posedge clk_50mhz)
137     begin
138         if(count == 24999999) begin
139             count <= 0;
140             $dumpfile("f.vcd");
141             clk_lhz <= ~clk_lhz;
142         end
143         else begin
144             count <= count + 1;
145         end
146     end
147 endmodule
148
149

```


This is my FSM Verilog Code for the digital lock.





This is my RTL View for the FSM Verilog Code for the digital lock.



This is my State Machine Diagram View for the FSM Verilog Code for the digital lock.





These are my images of my digital combinational lock implemented onto the DE2 board. The combination is 110110, and LED11 will be red as well as the 7-segment display showing “L” when the combinational lock is “locked.” The first two images are when A = 1. The third image is when A = 0. The fourth and fifth images are when A = 1 again. Lastly, the sixth image is when A = 0; thus, the output being shown with a green LED and a U displayed for “unlock.”

<https://drive.google.com/file/d/1cRAC0FEcE2Qc9kZp06RF-yyTNOBc-wVg/view?usp=sharing>  
This is the link to my video describing the digital combinational lock. Included within the zip file will also be the same video.

## Experiment 2

```
1  `timescale 1 ns / 100 ps
2
3  module fsmTable(X, clk, rst, Z);
4      input X, clk, rst;
5      output reg Z;
6
7      parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6;
8      reg [3:0] MealyState, NextState;
9
10     // Sequential logic:
11     always @ (posedge clk or posedge rst)
12     if (rst)
13         MealyState <= S0;
14     else
15         MealyState <= NextState;
16
17     // Combinational logic:
18     always @ (MealyState or X)
19     case (MealyState)
20     S0: begin
21         Z = X ? 0 : 1;
22         NextState = X ? S2 : S1;
23     end
24     S1: begin
25         Z = X ? 0 : 1;
26         NextState = X ? S4 : S3;
27     end
28     S2: begin
29         Z = X ? 1 : 0;
30         NextState = X ? S4 : S4;
31     end
32     S3: begin
33         Z = X ? 1 : 0;
34         NextState = X ? S5 : S5;
35     end
36     S4: begin
37         Z = X ? 0 : 1;
38         NextState = X ? S6 : S5;
39     end
40     S5: begin
41         Z = X ? 1 : 0;
42         NextState = X ? S0 : S0;
43     end
44     S6: begin
45         Z = X ? 1 : 1;
46         NextState = X ? S0 : S0;
47     end
48     default: begin
49         Z = 0;
50         NextState = S0;
51     end
52     endcase
53 endmodule
54
```

This is my Verilog code for the FSM machine table.


```

1  `timescale 1 ns / 100 ps
2
3  module fsmTableTB;
4      reg Xtb;
5      reg clkfb = 1'b1;
6      reg rstfb = 1'b1;
7      wire Ztb;
8      `define PERIOD 10
9
10     always
11     |   #(`PERIOD/2) clkfb = ~clkfb;
12
13     fsmTable U0 (
14     |   .X (Xtb),
15     |   .clk (clkfb),
16     |   .rst (rstfb),
17     |   .Z (Ztb)
18     |   );
19
20     initial begin
21     |   $timeformat (-9, 1, "ns", 9 );
22     |   $monitor ( "time=%t      Xtb = %b      rstfb = %b      Ztb = %b", $time,      Xtb,      rstfb,      Ztb);
23     |   #(`PERIOD * 100)
24     |   $display ( "TESTING TIMEOUT" );
25     |   $finish;
26     |   end
27
28     task expectedResult (input expected);
29     |   if (Ztb != expected)
30     |   |   begin
31     |   |   |   $display ( "Ztb=%b, but expected value is %b", Ztb, expected);
32     |   |   |   $display ( "Test Failed" );
33     |   |   |   $finish;
34     |   |   end
35     |   endtask
36
37     initial
38     |   begin
39     |   |   @(posedge clkfb)
40     |   |   |   { rstfb, Xtb } = 2'b0_1; @(posedge clkfb) expectedResult ( 1'b0 );
41     |   |   |   { rstfb, Xtb } = 2'b0_1; @(posedge clkfb) expectedResult ( 1'b0 );
42     |   |   |   { rstfb, Xtb } = 2'b0_1; @(posedge clkfb) expectedResult ( 1'b1 );
43     |   |   |   { rstfb, Xtb } = 2'b0_1; @(posedge clkfb) expectedResult ( 1'b0 );
44     |   |   |   { rstfb, Xtb } = 2'b0_1; @(posedge clkfb) expectedResult ( 1'b1 );
45     |   |   |   { rstfb, Xtb } = 2'b0_0; @(posedge clkfb) expectedResult ( 1'b1 );
46     |   |   |   { rstfb, Xtb } = 2'b0_0; @(posedge clkfb) expectedResult ( 1'b1 );
47     |   |   |   { rstfb, Xtb } = 2'b0_0; @(posedge clkfb) expectedResult ( 1'b0 );
48     |   |   |   { rstfb, Xtb } = 2'b0_0; @(posedge clkfb) expectedResult ( 1'b0 );
49     |   |   |   { rstfb, Xtb } = 2'b1_0; @(posedge clkfb) expectedResult ( 1'b1 );
50     |   |   |   { rstfb, Xtb } = 2'b1_1; @(posedge clkfb) expectedResult ( 1'b0 );
51     |   |   |   $display ( "*****Test PASSED*****" );
52     |   |   |   $finish;
53     |   |   end
54     |   endmodule
55

```

This is my testbench Verilog code for the FSM machine table.





These are my VCS waveforms for the FSM machine table. The red blocks represent delay.

```

Type: [Symbol] Severity: [Symbol] Code: All
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-14; Runtime version N-2017.12-SP2-14; Sep 29 10:33 2021
VCD+ Writer N-2017.12-SP2-14 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/home/batuj1/Fall2021/lab5/fsmTable/inter.vpd' was opened successfully.
time= 0.0ns      Xtb = x      rsttb = 1      Ztb = x
time= 10.0ns     Xtb = 1      rsttb = 0      Ztb = 0
time= 30.0ns     Xtb = 1      rsttb = 0      Ztb = 1
time= 40.0ns     Xtb = 1      rsttb = 0      Ztb = 0
time= 50.0ns     Xtb = 1      rsttb = 0      Ztb = 1
time= 60.0ns     Xtb = 0      rsttb = 0      Ztb = 1
time= 80.0ns     Xtb = 0      rsttb = 0      Ztb = 0
time= 100.0ns    Xtb = 0      rsttb = 1      Ztb = 1
time= 110.0ns   Xtb = 1      rsttb = 1      Ztb = 0
*****Test PASSED*****
#finish called from file "fsmTableTB.v", line 52.
#finish at simulation time 120.0ns
Simulation complete, time is 120000 ps.

```

This is my VCS console for the FSM machine table.

## Experiment 3

```
1  `timescale 1ns / 100ps
2
3  module seqGen (A, clk, rst, W, X, Y, Z);
4      input A, clk, rst;
5      output reg W, X, Y, Z;
6
7      parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5 = 5, S6 = 6, S7 = 7, S8 = 8;
8      reg [0:3] MealyState, NextState;
9
10     // Sequential logic
11     always @ (posedge clk or posedge rst)
12         if (rst)
13             MealyState <= S0;
14         else
15             MealyState <= NextState;
16
17     // Combinational logic
18     always @ (MealyState or A)
19         case (MealyState)
20             S0:
21                 begin
22                     W = !A ? 1 : 1;
23                     X = !A ? 0 : 0;
24                     Y = !A ? 0 : 0;
25                     Z = !A ? 0 : 1;
26                     NextState = S1;
27                 end
28             S1:
29                 begin
30                     W = !A ? 1 : 0;
31                     X = !A ? 1 : 0;
32                     Y = !A ? 0 : 0;
33                     Z = !A ? 0 : 1;
34                     NextState = S2;
35                 end
36             S2:
37                 begin
38                     W = !A ? 0 : 0;
39                     X = !A ? 1 : 0;
40                     Y = !A ? 0 : 1;
41                     Z = !A ? 0 : 1;
42                     NextState = S3;
43                 end
44             S3:
45                 begin
46                     W = !A ? 0 : 0;
47                     X = !A ? 1 : 0;
48                     Y = !A ? 1 : 1;
49                     Z = !A ? 0 : 0;
50                     NextState = S4;
51                 end
52             S4:
53                 begin
54                     W = !A ? 0 : 0;
55                     X = !A ? 0 : 1;
56                     Y = !A ? 1 : 1;
57                     Z = !A ? 0 : 0;
```

```

58         NextState = S5;
59     end
60     S5:
61     begin
62         W = !A ? 0 : 0;
63         X = !A ? 0 : 1;
64         Y = !A ? 1 : 0;
65         Z = !A ? 1 : 0;
66         NextState = S6;
67     end
68     S6:
69     begin
70         W = !A ? 0 : 1;
71         X = !A ? 0 : 1;
72         Y = !A ? 0 : 0;
73         Z = !A ? 1 : 0;
74         NextState = S7;
75     end
76     S7:
77     begin
78         W = !A ? 1 : 1;
79         X = !A ? 0 : 0;
80         Y = !A ? 0 : 0;
81         Z = !A ? 1 : 0;
82         NextState = S0;
83     end
84     default:
85     begin
86         W = 0;
87         X = 0;
88         Y = 0;
89         Z = 0;
90         NextState = S0;
91     end
92 endcase
93 endmodule
94

```

This is my Verilog code for an FSM that models a sequence generator.

```

1  `timescale 1ns / 100ps
2
3  module seqGenTB;
4      reg Atb;
5      reg clkfb = 1'b1;
6      reg rstfb = 1'b1;
7      wire Wtb, Xtb, Ytb, Ztb;
8      `define PERIOD 10
9
10     always
11         #(`PERIOD/2) clkfb = ~clkfb;
12
13     seqGen U0 (
14         .A (Atb),
15         .clk (clkfb),
16         .rst (rstfb),
17         .W (Wtb),
18         .X (Xtb),
19         .Y (Ytb),
20         .Z (Ztb)
21     );
22
23     initial begin
24         $timeformat (-9, 1, "ns", 9);
25         $monitor ( "time=%t      Atb = %b      rstfb = %b      W,X,Y,Z = %b",
26                 $time, Atb, rstfb, Wtb,Xtb,Ytb,Ztb);
27         #(`PERIOD * 100)
28         $display ( "TESTING TIMEOUT" );
29         $finish;
30     end
31
32     task expectedResult (input [3:0] expected);
33         if ((Wtb != expected[3]) || (Xtb != expected[2]) || (Ytb != expected[1]) || (Ztb != expected[0]))
34             begin
35                 $display ( "WXYZ = %b",Wtb,Xtb,Ytb,Ztb);
36                 $display ( "Expected = %b",expected[3],expected[2],expected[1],expected[0]);
37                 $display ( "Test Failed" );
38                 $finish;
39             end
40     endtask
41
42     initial
43         begin
44             @(posedge clkfb)
45                 { rstfb, Atb } = 2'b1_0; @(posedge clkfb) expectedResult ( 4'b1000 );
46
47                 { rstfb, Atb } = 2'b0_0; @(posedge clkfb) expectedResult ( 4'b1100 );
48                 { rstfb, Atb } = 2'b0_0; @(posedge clkfb) expectedResult ( 4'b0100 );
49                 { rstfb, Atb } = 2'b0_0; @(posedge clkfb) expectedResult ( 4'b0110 );
50                 { rstfb, Atb } = 2'b0_0; @(posedge clkfb) expectedResult ( 4'b0010 );
51                 { rstfb, Atb } = 2'b0_0; @(posedge clkfb) expectedResult ( 4'b0011 );
52                 { rstfb, Atb } = 2'b0_0; @(posedge clkfb) expectedResult ( 4'b0001 );
53                 { rstfb, Atb } = 2'b0_0; @(posedge clkfb) expectedResult ( 4'b1001 );
54
55                 { rstfb, Atb } = 2'b0_1; @(posedge clkfb) expectedResult ( 4'b1001 );
56                 { rstfb, Atb } = 2'b0_1; @(posedge clkfb) expectedResult ( 4'b0001 );
57                 { rstfb, Atb } = 2'b0_1; @(posedge clkfb) expectedResult ( 4'b0011 );


```

```

58 { rsttb, Atb } = 2'b0_1; @(posedge clk) expectedResult ( 4'b0010 );
59 { rsttb, Atb } = 2'b0_1; @(posedge clk) expectedResult ( 4'b0110 );
60 { rsttb, Atb } = 2'b0_1; @(posedge clk) expectedResult ( 4'b0100 );
61 { rsttb, Atb } = 2'b0_1; @(posedge clk) expectedResult ( 4'b1100 );
62 { rsttb, Atb } = 2'b0_1; @(posedge clk) expectedResult ( 4'b1000 );
63
64 { rsttb, Atb } = 2'b1_0; @(posedge clk) expectedResult ( 4'b1000 );
65 { rsttb, Atb } = 2'b1_1; @(posedge clk) expectedResult ( 4'b1001 );
66 $display ( "*****Test PASSED*****" );
67 $finish;
68     end
69 endmodule
70

```

This is my testbench Verilog code for an FSM that models a sequence generator.






These are my VCS waveforms for an FSM that models a sequence generator. The red blocks indicate delay.




```

Type: [Severity: [Code: All
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-14; Runtime version N-2017.12-SP2-14; Sep 30 13:56 2021
VCD+ Writer N-2017.12-SP2-14 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/home/batu.j1/Fall2021/lab5/seqGen/inter.vpd' was opened successfully.
time= 0.0ns Atb = x rsttb = 1 W,X,Y,Z = 100x
time= 10.0ns Atb = 0 rsttb = 1 W,X,Y,Z = 1000
time= 20.0ns Atb = 0 rsttb = 0 W,X,Y,Z = 1100
time= 30.0ns Atb = 0 rsttb = 0 W,X,Y,Z = 0100
time= 40.0ns Atb = 0 rsttb = 0 W,X,Y,Z = 0110
time= 50.0ns Atb = 0 rsttb = 0 W,X,Y,Z = 0010
time= 60.0ns Atb = 0 rsttb = 0 W,X,Y,Z = 0011
time= 70.0ns Atb = 0 rsttb = 0 W,X,Y,Z = 0001
time= 80.0ns Atb = 0 rsttb = 0 W,X,Y,Z = 1001
time= 90.0ns Atb = 1 rsttb = 0 W,X,Y,Z = 1001
time= 100.0ns Atb = 1 rsttb = 0 W,X,Y,Z = 0001
time= 110.0ns Atb = 1 rsttb = 0 W,X,Y,Z = 0011
time= 120.0ns Atb = 1 rsttb = 0 W,X,Y,Z = 0010
time= 130.0ns Atb = 1 rsttb = 0 W,X,Y,Z = 0110
time= 140.0ns Atb = 1 rsttb = 0 W,X,Y,Z = 0100
time= 150.0ns Atb = 1 rsttb = 0 W,X,Y,Z = 1100
time= 160.0ns Atb = 1 rsttb = 0 W,X,Y,Z = 1000
time= 170.0ns Atb = 0 rsttb = 1 W,X,Y,Z = 1000
time= 180.0ns Atb = 1 rsttb = 1 W,X,Y,Z = 1001
*****Test PASSED*****
#finish called from file "seqGenTB.v", line 67.
#finish at simulation time 190.0ns
Simulation complete, time is 190000 ps.

```

This is my VCS console for an FSM that models a sequence generator.





These are my images of the sequence generator. The first and fourth image show where the sequence starts and when reset is 1 for both cases. The 2nd and 3rd image start the sequence of decreasing from 1000 to 0001 then back up to 1000. The 5th and 6th image start the sequence of increasing from 0001 to 1001 then back down to 0001.

## Experiment 4

```
1  `timescale 1ns / 100ps
2
3  module fsmWait (serial_in, clk, rstN, downcount, shift_en, data_rdy, cntr_rstN);
4      input serial_in, clk, rstN;
5      input [2:0] downcount;
6      output reg shift_en, data_rdy, cntr_rstN;
7      reg [2:0] counter;
8
9      parameter Reset = 2'b00, Waite = 2'b01, Load = 2'b10, Ready = 2'b11;
10     reg [0:1] MealyState, NextState;
11
12     always @ (posedge rstN or posedge clk)
13         if (rstN)
14             MealyState <= Reset;
15         else
16             MealyState <= NextState;
17
18     always @ (posedge MealyState or serial_in)
19         case (MealyState)
20             Reset: begin
21                 shift_en = 0;
22                 data_rdy = 0;
23                 cntr_rstN = 0;
24                 MealyState <= rstN ? Reset : Waite;
25             end
26             Waite: begin
27                 shift_en = 0;
28                 data_rdy = 0;
29                 cntr_rstN = 0;
30                 MealyState <= serial_in ? Waite : Load;
31             end
32             Load: begin
33                 counter = downcount;
34                 shift_en = 0;
35                 data_rdy = 0;
36                 if (counter == 0)
37                     cntr_rstN = 0;
38                 else
39                     begin
40                         cntr_rstN = 1;
41                         counter = counter - 3'b001;
42                     end
43                 MealyState <= cntr_rstN ? Load: Ready;
44             end
45             Ready: begin
46                 shift_en = 0;
47                 data_rdy = 1;
48                 MealyState <= Waite;
49             end
50         endcase
51     endmodule
52
```

This is my Verilog code for the FSM figure implementation.




```

1  `timescale 1ns / 100ps
2
3  module fsmWaitTB;
4      reg serial_intb;
5      reg clktb = 1'b1;
6      reg rstNtb;
7      reg [2:0]downcounttb;
8      wire shift_entb, data_rdytb, cntr_rstNtb;
9      `define PERIOD 10
10
11     always
12         #(`PERIOD/2) clktb = ~clktb;
13
14     fsmWait U0 (
15         .serial_in (serial_intb),
16         .clk (clktb),
17         .rstN (rstNtb),
18         .downcount (downcounttb),
19         .shift_en (shift_entb),
20         .data_rdy (data_rdytb),
21         .cntr_rstN (cntr_rstNtb)
22     );
23
24     initial begin
25         $timeformat (-9, 1, "ns", 9);
26         $monitor ( "time=%t      rstNtb = %b      serial_intb = %b      downcounttb = %b      shift_entb = %b      cntr_rstNtb = %b      data_rdy = %b",
27             $time, rstNtb, serial_intb, downcounttb, shift_entb, cntr_rstNtb, data_rdytb);
28         #(`PERIOD * 100)
29         $display ( "TESTING TIMEOUT" );
30         $finish;
31     end
32
33     task expectedResult (input [2:0] expected);
34         if ((shift_entb != expected[2]) || (cntr_rstNtb != expected[1]) || (data_rdytb != expected[0]))
35             begin
36                 $display ( "SHen, CnRSTN, DataRDY = %b", shift_entb, cntr_rstNtb, data_rdytb);
37                 $display ( "Expected = %b",expected[2],expected[1],expected[0]);
38                 $display ( "Test Failed" );
39                 $finish;
40             end
41     endtask
42
43     initial
44         begin
45             @(posedge clktb)
46                 { rstNtb, serial_intb , downcounttb } = 5'b1_0_000; @(posedge clktb) expectedResult ( 3'b000 );
47                 { rstNtb, serial_intb , downcounttb } = 5'b1_1_111; @(posedge clktb) expectedResult ( 3'b000 );
48
49                 { rstNtb, serial_intb , downcounttb } = 5'b0_0_111; @(posedge clktb) expectedResult ( 3'b000 );
50                 { rstNtb, serial_intb , downcounttb } = 5'b0_1_110; @(posedge clktb) expectedResult ( 3'b010 );
51                 { rstNtb, serial_intb , downcounttb } = 5'b0_0_101; @(posedge clktb) expectedResult ( 3'b010 );
52                 { rstNtb, serial_intb , downcounttb } = 5'b0_1_110; @(posedge clktb) expectedResult ( 3'b010 );
53                 { rstNtb, serial_intb , downcounttb } = 5'b0_0_011; @(posedge clktb) expectedResult ( 3'b010 );
54                 { rstNtb, serial_intb , downcounttb } = 5'b0_1_010; @(posedge clktb) expectedResult ( 3'b010 );
55                 { rstNtb, serial_intb , downcounttb } = 5'b0_0_001; @(posedge clktb) expectedResult ( 3'b010 );
56                 { rstNtb, serial_intb , downcounttb } = 5'b0_1_000; @(posedge clktb) expectedResult ( 3'b001 );
57                 { rstNtb, serial_intb , downcounttb } = 5'b0_0_000; @(posedge clktb) expectedResult ( 3'b000 );
58
59                 { rstNtb, serial_intb , downcounttb } = 5'b0_1_001; @(posedge clktb) expectedResult ( 3'b010 );
60                 { rstNtb, serial_intb , downcounttb } = 5'b0_0_000; @(posedge clktb) expectedResult ( 3'b001 );
61
62                 $display ( "*****Test PASSED*****" );
63                 $finish;
64         end
65     endmodule
66

```

This is my testbench Verilog code for the FSM figure implementation.



These are my VCS waveforms for the FSM figure implementation.

```

Type: [Filter] Severity: [Filter] Code: All
Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-14; Runtime version N-2017.12-SP2-14; Oct 3 17:49 2021
VCD+ Writer N-2017.12-SP2-14 Copyright (c) 1991-2017 by Synopsys Inc.
The file '/home/batuj1/Fall2021/lab5/fsmWait/inter.vpd' was opened successfully.
time= 0_0ns      rstNtb = x      serial_intb = x      downcounttb = xxx      shift_entb = x      cntr_rstNtb = x      data_rdy = x
time= 10_0ns     rstNtb = 1      serial_intb = 0      downcounttb = 000      shift_entb = x      cntr_rstNtb = x      data_rdy = x
time= 20_0ns     rstNtb = 1      serial_intb = 1      downcounttb = 111      shift_entb = 0      cntr_rstNtb = 0      data_rdy = 0
time= 30_0ns     rstNtb = 0      serial_intb = 0      downcounttb = 111      shift_entb = 0      cntr_rstNtb = 0      data_rdy = 0
time= 40_0ns     rstNtb = 0      serial_intb = 1      downcounttb = 110      shift_entb = 0      cntr_rstNtb = 1      data_rdy = 0
time= 50_0ns     rstNtb = 0      serial_intb = 0      downcounttb = 101      shift_entb = 0      cntr_rstNtb = 1      data_rdy = 0
time= 60_0ns     rstNtb = 0      serial_intb = 1      downcounttb = 110      shift_entb = 0      cntr_rstNtb = 1      data_rdy = 0
time= 70_0ns     rstNtb = 0      serial_intb = 0      downcounttb = 011      shift_entb = 0      cntr_rstNtb = 1      data_rdy = 0
time= 80_0ns     rstNtb = 0      serial_intb = 1      downcounttb = 010      shift_entb = 0      cntr_rstNtb = 1      data_rdy = 0
time= 90_0ns     rstNtb = 0      serial_intb = 0      downcounttb = 001      shift_entb = 0      cntr_rstNtb = 1      data_rdy = 0
time= 100_0ns    rstNtb = 0      serial_intb = 1      downcounttb = 000      shift_entb = 0      cntr_rstNtb = 0      data_rdy = 1
time= 110_0ns    rstNtb = 0      serial_intb = 0      downcounttb = 000      shift_entb = 0      cntr_rstNtb = 0      data_rdy = 0
time= 120_0ns    rstNtb = 0      serial_intb = 1      downcounttb = 001      shift_entb = 0      cntr_rstNtb = 1      data_rdy = 0
time= 130_0ns    rstNtb = 0      serial_intb = 0      downcounttb = 000      shift_entb = 0      cntr_rstNtb = 0      data_rdy = 1
*****Test PASSED*****
#finish called from file "fsmWait.v", line 63.
#finish at simulation time 140_0ns
Simulation complete, time is 140000 ps.

```

This is my VCS output console for the FSM figure implementation.

## 4. Answers to questions

### Question 1:

Mealy FSMs have a benefit over the Moore FSM when initializing the output instantaneously rather than the output depending on the state; however, the main disadvantage of the Mealy FSM is that the outputs are not held after each clock cycle. This means that Mealy FSMs are dependent on both the state and the inputs rather than only the state. Since the Mealy FSM considers the state and the inputs, there are more faults that may happen upon the output of the Mealy FSM.

### Question 2:

Encoding styles of an FSM refer to how the states are represented for clarity and ease of maintenance. A few examples of encoding styles include binary encoding, one-hot encoding, and gray coding. These different coding styles depend on how the FSM is designed. Binary encoding has the states enumerated with binary numbers such as 0000, 0100, 0110, 1010, etc. One-hot encoding refers to states as bit patterns with only one '1'. An example of this would be:

00001, 00010, 00100, 01000, or 10000. Gray encoding only differs from one bit such as 00, 01, 10, or 110. Each of these encoding styles have benefits over one another. Binary encoding minimizes the length of state vectors. One-hot encoding is faster, but uses more registers and less logic. Gray encoding reduces faulty errors within an FSM. Encodings basically represent how the states are encoded within an FSM's design.

### Question 3:

The combinational section of an FSM is to determine the next state logic. It's to show how one state transitions from another as well as where the output would be determined inside the FSM. Within the combinational section, there are two different logics: next state and output. Sometimes, the combinational section can be split up into one for the next state and one for output. The sequential section of an FSM is to store the current state of the FSM. It is to show when one state goes to the next rather than how one state goes to the next. For example, the sequential section of an FSM may include a reset where the current state will be set to the beginning, then the next state will start when no reset is initiated and at the positive clock edge.

## **5. Conclusions & Summary**

Overall, this was probably one of the most time consuming labs. It wasn't necessarily hard understanding what was being asked for within the lab; however, there was just a lot of work to be done for the lab. The main issues for the first experiment were implementing the clock divider into the code again, but it was a simple fix that took about 10 minutes. In addition, trying to input the correct code within the DE2 was also rough as the next state transitioned at the clock edge, so I had to input the code very quickly on the DE2 board. The second and third experiments were quite easy. The fourth experiment took the most time trying to understand what was being outputted. The video provided did clarify some of my questions on what some of the inputs and outputs meant. My main concern was with the down counter because I had no idea how to implement this within an FSM. My first idea was to create the down counter in a separate module, but that idea did not work; therefore, I included the down counter within the state itself and made the next state condition based on `cntr_rstN`. Choosing between Mealy and Moore ended up being very confusing, but I remember now which one to use.