

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

<i>In re</i> Patent of:	Best	§	Docket No.:	M80673235-608
		§		
U.S. Patent No.:	9,111,608	§	Customer No.:	196553
		§		
Issue Date:	August 18, 2015	§	Group Art Unit:	N/A
		§		
Filing Date:	March 31, 2014	§	Examiner:	N/A
		§		
Patent Title:	Strobe-Offset Control Circuit			

**REQUEST FOR *EX PARTE* REEXAMINATION OF
U.S. PATENT 9,111,608**

Patent Center Filed
Mail Stop *Ex Parte* Reexam
Commissioner for Patents
United States Patent and Trademark Office
P. O. Box 1450
Alexandria, VA 22313-1450

TABLE OF CONTENTS

I. INTRODUCTION 1

II. REQUIREMENTS FOR EX PARTE REEXAMINATION UNDER 37 C.F.R. § 1.510..... 2

 A. 37 C.F.R. § 1.510(b)(1): Statement pointing out each substantial new question of patentability 2

 B. 37 C.F.R. § 1.510(b)(2): Identification of every claim for which reexamination is requested 2

 C. 37 C.F.R. § 1.510(b)(2): Detailed explanation of the pertinency and manner of applying the prior art..... 2

 D. 37 C.F.R. § 1.510(b)(3): Copy of every patent or printed publication relied upon or referred to..... 2

 E. 37 C.F.R. § 1.510(b)(4): Copy of the entire patent for which reexamination is requested .. 3

 F. 37 C.F.R. § 1.510(b)(5): Certification that a copy of the request has been served in its entirety on the patent owner..... 3

 G. 37 C.F.R. § 1.510(b)(6): Certification by the third party requester..... 3

 H. 37 C.F.R. § 1.510(a): Fee for requesting reexamination..... 3

 I. Identification of Related Matters 3

III. LEVEL OF ORDINARY SKILL IN THE ART..... 4

IV. OVERVIEW OF THE '608 PATENT 4

V. THE PRIOR ART 6

 A. Johnson – U.S. Patent No. 6,434,081 (Ex. 1004), 6

 B. Stubbs – U.S. Publication No. 2003/0099135 (Ex. 1005), 9

 C. Moss – U.S. Patent No. 6,646,929 (Ex. 1006),..... 11

 D. Liou – U.S. Publication No. 2003/0179611 (Ex. 1007),..... 12

VI. DETAILED EXPLANATION OF UNPATENTABILITY 13

 A. SNQ #1: Claims 1, 2, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, and 15 of the '608 Patent are obvious in view of Johnson and Moss. 15

 B. SNQ #2: Claim 8 of the '608 Patent is obvious in view of of Johnson, Moss, and Liou. 30

 C. SNQ #3: Claims 1, 2, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, and 15 of the '608 Patent are obvious in view of Stubbs and Moss. 31

 D. SNQ #4: Claim 8 of the '608 Patent are obvious in view of Stubbs and Liou. 44

 E. SNQ #5: Claims 10, 11, and 12 of the '608 Patent are obvious in view of Stubbs, Moss, ad Johnson..... 45

VII. CONCLUSION..... 48

LIST OF EXHIBITS

Exhibit	Description
1001	U.S. Patent No. 9,111,608 B2 (The '608 Patent)
1002	File History of U.S. Patent No. 9,111,608 B2 (The '608 Patent)
1003	Declaration of R. Jacob Baker, Ph.D., P.E., Regarding U.S. Patent No. 9,111,608
1004	U.S. Pat. No. 6,434,081, entitled "Calibration Technique for Memory Devices", to Johnson, et al. ("Johnson")
1005	U.S. Pub. No. 2003/0099135 A1, entitled "Per-Bit Set-Up and Hold Time Adjustment for Double-Data Rate Synchronous Dram," to Stubbs ("Stubbs")
1006	U.S. Pat. No. 6,646,929 B1, entitled "Methods and Structure for Read Data Synchronization with Minimal Latency," to Moss et al. ("Moss")
1007	U.S. Pub. No. 2003/0179611 A1, entitled "Method and Device for Controlling Data Latch Time", to Liou ("Liou")
1008	Curriculum Vitae of R. Jacob Baker, Ph.D., P.E.
1009	Patent Trial and Appeal Board (PTAB) Decision Regarding Granting Institution of Petition for <i>Inter Partes</i> Review
1010	Patent Trial and Appeal Board (PTAB) Decision Regarding Termination Due to Settlement After Institution of Trial 35 U.S.C. § 317, 37 C.F.R. § 42.74

I. INTRODUCTION

Pursuant to 35 U.S.C. §§ 302-307 and 37 C.F.R. § 1.510, the undersigned, on behalf of NXP USA, Inc. (hereinafter “NXP”), hereby requests *ex parte* reexamination of claims 1-2, 4-15 of U.S. Patent No. 9,111,608 B2 (“the ’608 Patent”), entitled “Strobe-Offset Control Circuit” a copy of which is attached as Exhibit 1001. The ’608 Patent was issued on August 18, 2015, to Rambus, Inc. and was originally assigned to Rambus, Inc. the ’608 Patent is now assigned to K.MIZRA LLC. The ’608 Patent issued from Application No. 14/230,558 filed on March 31, 2014, and is a continuation of application No. 13/656,238, filed on Oct. 19, 2012, now Pat. No. 8,688,399, which is a continuation of application No. 13/276,708, filed on Oct. 19, 2011, now Pat. No. 8,311,761, which is a continuation of application No. 12/694,251, filed on Jan. 26, 2010, now Pat. No. 8,135,555, which is a continuation of application No. 11/621,491, filed on Jan. 9, 2007, now Pat. No. 7,668,679, which is a continuation of application No. 10/923,421, filed on Aug. 20, 2004, now Pat. No. 7,171,321.

The ’608 Patent is at issue in United States District Court for the Western District of Texas. *See K.MIZRA LLC v. NXP USA, INC.*, Civil Action No. 7:25-cv-00304-DC-DTG (W.D. Tex.). Because this patent is involved in concurrent litigation, the USPTO should accord it priority. *See* MPEP § 2261 (“Any cases involved in litigation, whether they are reexamination proceedings or reissue applications, will have priority over all other cases.”).

The ’608 Patent was the subject of a Petition for *Inter Partes* Review (IPR), which was granted institution on March 5, 2025 and was terminated on March 14, 2025 due to Settlement After Institution of Trial 35 U.S.C. § 317; 37 C.F.R. § 42.74. Copies of each are attached hereto as Exhibits 1009 and 1010.

This *ex parte* reexamination request (“Request”) presents substantially new questions (“SNQ”) of patentability for claims 1-2, 4-15 (“challenged claims”) in comparison to the patentability questions raised during prosecution. This Request includes new 35 U.S.C. § 103 grounds for unpatentability in view of four (4) new prior art references (Johnson, Stubbs, Moss, and Liou).

Because this Request presents new prior art references that have not been previously considered and they raise substantial new questions (“SNQ”) of patentability, *ex parte* reexamination should be granted and each of the challenged claims should be canceled as unpatentable.

II. REQUIREMENTS FOR EX PARTE REEXAMINATION UNDER 37 C.F.R.

§ 1.510

A. 37 C.F.R. § 1.510(b)(1): Statement pointing out each substantial new question of patentability

A statement pointing out each substantial new question of patentability ("SNQ") based on the cited references in accordance with 37 C.F.R. § 1.510(b)(1), is presented below in Section V.

The following SNQs are detailed herein:

SNQ #1: Claims 1, 2, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, and 15 of the '608 Patent are obvious in view of Johnson and Moss.

SNQ #2: Claim 8 of the '608 Patent is obvious in view of Johnson, Moss, and Liou.

SNQ #3: Claims 1, 2, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, and 15 of the '608 Patent are obvious in view of Stubbs and Moss.

SNQ #4: Claim 8 of the '608 Patent is obvious in view of Stubbs, Moss, and Liou.

SNQ #5: Claims 10, 11, and 12 of the '608 Patent are obvious in view of Stubbs, Moss, and Johnson.

B. 37 C.F.R. § 1.510(b)(2): Identification of every claim for which reexamination is requested

In accordance with 37 C.F.R. § 1.510(b)(2), reexamination is requested for claims 1-2, 4-15 of the '608 Patent.

C. 37 C.F.R. § 1.510(b)(2): Detailed explanation of the pertinency and manner of applying the prior art

A detailed explanation of the pertinency and manner of applying the cited prior art to each claim for which reexamination is requested, is provided below in Section V.

D. 37 C.F.R. § 1.510(b)(3): Copy of every patent or printed publication relied upon or referred to

A copy of every patent or printed publication relied upon herein is submitted as Exhibits 1004 through 1007. Each of these cited prior art references constitutes effective prior art as to the claims of the '608 Patent under pre-AIA 35 U.S.C. § 102.

E. 37 C.F.R. § 1.510(b)(4): Copy of the entire patent for which reexamination is requested

A full copy of the '608 Patent is submitted herein as Exhibit 1001 and its corresponding file history is submitted as Exhibit 1002.

F. 37 C.F.R. § 1.510(b)(5): Certification that a copy of the request has been served in its entirety on the patent owner

A copy of this request has been served in its entirety on the Patent Owner at the following Patent Center correspondence address of record:

Counsel:

Rambus Inc.
c/o Ann Williams
4453 North First Street, Suite 100
San Jose, CA 95134
US

Patent Owner:

K.MIZRA LLC
777 Brickell Avenue
#500-96031
Miami, FL 33131
US

G. 37 C.F.R. § 1.510(b)(6): Certification by the third party requester

NXP certifies that the statutory estoppel provisions of 35 U.S.C. § 315(e)(1) or 35 U.S.C. § 325(e)(1) do not prohibit NXP from filing this *ex parte* reexamination request.

H. 37 C.F.R. § 1.510(a): Fee for requesting reexamination

The fee for this Request, including the fee specified by 37 C.F.R. § 1.510(a), is being paid by credit card. The Office is authorized to charge any additional fees associated with this Request to Deposit Account No. 50-2126.

I. Identification of Related Matters

Requester NXP is a party to a concurrent proceeding brought by K.MIZRA LLC (hereinafter "KMIZRA"). The '608 Patent has been asserted by KMIZRA against NXP in an

action before the United States District Court in the Western District of Texas entitled K.MIZRA LLC v. NXP USA, Inc.

III. LEVEL OF ORDINARY SKILL IN THE ART

A person of ordinary skill in the art (“POSITA”) at the time of the alleged invention of the ’608 Patent would have had a bachelor’s degree in Electrical Engineering, Computer Engineering, or a related technical field and 2-3 years of practical experience in memory system design. Alternatively, a POSITA could have a master’s degree in one of the aforementioned fields, coupled with 1-2 years of relevant experience in memory system design. (Ex. 1003, ¶26.)¹

IV. OVERVIEW OF THE ’608 PATENT

The ’608 Patent is entitled, “Strobe-Offset Control Circuit” (EX1001, title) and was filed on March 31, 2014. The ’608 Patent relates generally to the field of double-data rate dynamic random access memory (DDR DRAM). (Ex. 1001, Ex. 1003, ¶30). DDR DRAM systems are memory devices used in computer systems as a form of high-speed read/write volatile memory. (Ex. 1003, ¶30). The “double data rate” refers to the fact that DDR DRAM systems can read and write data on both the rising and falling edges of a system clock signal, and thus can transfer data at double the system clock speed. (Ex. 1003, ¶30). In read-and-write operations, DDR DRAM systems use a “data clock” or “strobe signal,” sometimes referred to as DQS or DCLK, to indicate when data on various pins should be read. . (Ex. 1003, ¶30).

A known problem with such systems is that propagation delay caused by the physical path between the data and the strobe signal can cause a misalignment between the data present on a specific pin and the strobe signal. (Ex. 1003, ¶30). Thus, it was known in the art to insert delay elements between the strobe signal and/or the data pin and to calibrate these delay elements to ensure the strobe signal data signals are aligned. (Ex. 1003, ¶32).


Adjustable delay elements, such as delay-locked loop (DLL) devices, were also well-known at the time of the alleged invention of the ’608 patent. (Ex. 1003, ¶31). DLL devices contain a chain of serially connected delay elements that introduce controllable delays into an output signal, each delay element creating a delayed version of the input signal. (Ex. 1003, ¶31). The device also includes a phase detector that compares the phase difference between a reference

¹ Petitioner submits the Declaration of R. Jacob Baker, Ph.D., P.E. (Ex. 1003), an expert in the field of the ’608 Patent. (Ex. 1003, ¶¶26.)

signal and the delayed output signal, producing an error signal. (Ex. 1003, ¶31). It was well-known at the time of the invention of the '608 Patent that DLLs could be used as delay elements to solve the problem of misaligned data and strobe signals caused by propagation delay. (Ex. 1003, ¶31).

Further, at the time of the alleged invention, it was well-known that calibration of data paths in a memory controller could be performed on a per-bit, half-byte (4 bits), per-byte (8 bits), or per-word (16 bits) basis. (Ex. 1003, ¶34).

The '608 Patent is directed to alleged improvements in memory controllers using delay elements to ensure alignment between data and strobe signals. (Ex. 1001, at 3:16-34, Ex. 1003, ¶38). The '608 Patent purports to solve problems related to propagation delay by providing systems and methods for automatically calibrating the strobe delay on a per-bit basis, rather than on a per-byte basis. (Id.) Figure 1 illustrates an embodiment:



(Ex. 1001, Fig 1 (annotated excerpt))

The issued claims of the '608 Patent recite only a few components. (Ex. 1003, ¶¶38-40). Independent Claim 1 recites two data pathways, each comprising a pin to receive a data signal, an adjustable delay element to delay the data signal, and a sampling circuit that samples the delayed data signal. (Ex. 1003, ¶38). Claim 1 also recites a pin to receive a strobe signal, and the sampling circuits of the two data pathways sample the delayed data signal based on that strobe signal. (Ex. 1003, ¶¶38- 40). Independent claim 10 and dependent claim 9 recite aligning two data pathways, each pathway including a data pin, and aligning them by imparting a delay to each data line. (Ex. 1003, ¶41).

The remaining claims likewise recite only generic components or merely describe the purpose of elements already disclosed. (Ex. 1003, ¶42). Dependent claims 2, 11, and 12 merely recite storage and retrieval of delay values for the first and second pins. (Ex. 1003, ¶43). Dependent Claim 4 merely recites the purpose of the claimed invention, namely, that the delays applied to the first and second pins are to “compensate for timing offset between the received first and second data signals.” (Ex. 1003, ¶44). Claim 5 merely recites that each data pin likewise has a “timing signal delay element” associated with that pin to delay the strobe signal provided to each. (Ex. 1003, ¶45). Claims 6 and 7 merely recite the use of a well-known delay-locked loop device as the delay devices in each of the data paths. (Ex. 1003, ¶46). Claims 8, 14, and 15 recite the use of a “calibrated delay” applied to a data strobe signal during calibration. (Ex. 1003, ¶47).

Finally, claim 13 (which is indefinite) recites delaying the data signals by a delay value. (EX1003, ¶56). Claim 13 is indefinite because its antecedent claim 10 recites that the actual delay imparted to the data signal “correspond[s] to” the actual delay value. (Id.). This would make sense to a POSITA, because such delay values are likely control signals or voltages applied to the delay element. (Id.). However, Claim 13 recites delaying the signals “by” the “first and second delay values.” Such a claim makes no sense, because delays are measured in seconds, whereas the delay values are voltages or signals. (Id.). Nonetheless, if it is assumed that Claim 13 were rewritten to recite that the data signals are “delayed by a delay corresponding to the first and second delay values,” the claim is still invalid as it merely recites the basic functioning of the device claimed in Claim 10. (Id.).


V. THE PRIOR ART

A. **Johnson – U.S. Patent No. 6,434,081 (Ex. 1004), Filed on May 12, 2000, No priority claim or list priority claim, Issued on August 13, 2002**

Johnson is entitled, “Calibration Technique for Memory Devices” (Ex. 1004, title.) and relates to memory controllers and including applicability to the field of double-data rate dynamic random access memory (DDR DRAM).


U.S. Patent 6,434,081, entitled “Calibration Technique for Memory Devices,” to Johnson et al. (“Johnson”)(Ex. 1004) discloses systems and methods for calibrating data paths in a DDR DRAM memory device. (Ex. 1003, ¶58; Ex. 1004, Abstract, 1:11-2:2). Johnson discloses an

improvement in existing calibration methods that ensures the synchronization of per-bit calibration across various data pins. (Ex. 1004, ¶58; Ex. 1004, at 2:3-14). That is, Johnson recognizes the existence of per-bit calibration techniques and solves a problem that can be created in such systems. Fig. 4 illustrates the system described in Johnson:



(Ex. 1004, ¶59; Ex. 1004, Fig. 4 (annotated excerpt)). Johnson describes that “[d]ata which is to be input into memory banks 69, 71” passes “through ring delays 57 on each path of the data bus, into latches 59.” (Ex. 1004, ¶¶60-62; Ex. 1004, 4:12-19).

Johnson further discusses improvements to the per-bit calibration system shown in Fig. 4. (Ex. 1003, ¶63). An example embodiment is shown in Fig. 10:




(Ex. 1004, at Fig. 10 (annotated excerpt)). Pins DQ0, DQ1, and DQ2 represent three pins in a data bus. (Ex. 1003, ¶¶64-66; Ex. 1004, at 7:35-36). Ring delay elements 57a-c are adjustable delay circuits that delay the data received at pins DQ0, DQ1, and DQ2 by a delay controlled by control signals C10, C11, and C12. (Ex. 1003, ¶¶64-66; Ex. 1004, 3:49-67, 7:30-35). Latches 59a-c are used to sample the delayed data received from the ring delay elements 57a-c in response to the data strobe signal DCLK. (Ex. 1003, ¶¶64-66; Ex. 1004, at 4:12-26). The control logic circuit 21 is responsible for determining appropriate control signals C10, C11, and C12 to enable the memory device to properly read data lines DQ0, DQ1, and DQ2. (Ex. 1003, ¶¶67-71; Ex. 1004, 7:25-60). The control logic circuit stores delay values corresponding to the delays that result in the successful alignment of the data signals. (Ex. 1003, ¶¶67-71; Ex. 1004, 5:32-6:1, 7:45-61). During operation, the stored delay values are retrieved and used to delay the data signals. (Ex. 1003, ¶¶67-71; Ex. 1004, 5:32-6:1, 7:45-61).

**B. Stubbs – U.S. Publication No. 2003/0099135 (Ex. 1005),
 Filed on November 26, 2001,
 No priority claim or list priority claim,
 Issued as U.S. Patent No. 6,838,712 on January 4, 2005**

Stubbs is entitled, “Per-Bit Set-Up and Hold Time Adjustment for Double-Data Rate Synchronous Dram” (Ex. 1002, title.) and relates to memory controllers and including applicability to the field of double-data rate dynamic random access memory (DDR DRAM).

Stubbs (Ex. 1005) discloses a memory controller for a DDR DRAM device. (EX1003, ¶72; EX1005, Abstract). Stubbs explains that a known problem is that different devices can have different propagation delays, causing misalignment between a data strobe and a data read/write operation. (Ex. 1003, ¶72; Ex. 1005, [0006], [0013-0015]). To solve this problem, Stubbs describes using delay-locked loop (“DLL”) circuits to account for differences in propagation delay. (Ex. 1003, ¶73; Ex. 1005, [0010-0013]). Stubbs describes as prior art a system applying DLL circuits to both a data strobe and a data signal, as shown in Fig. 2:



(Ex. 1005, Fig. 2 (annotated excerpt)). The “pin” is the data line DQ data input line. (Ex. 1003, ¶73; Ex. 1005, [0033]). Delay element 54 is a variable delay element applied to the data signal. (Ex. 1003, ¶73; Ex. 1005, [0033]). The data strobe signal (QS/QS*) and the delayed data signal are provided to pass gate 58, which are sampling devices that “function to selectively allow the data appearing at their respective inputs to be presented at their respective outputs under the control of the data strobe (clock) signal QS/QS*.” (Ex. 1003, ¶73; Ex. 1005, [0034]). Stubbs further

discloses that the data strobe signal (QS/QS*) can be produced using a DLL circuit and is, thus, itself a delayed strobe signal. (Ex. 1003, ¶73; Ex. 1005, [0035]).

Stubbs explains that this prior art method of using DDL circuits on a per-bit basis to adjust the delay in reading data can cause problems if the propagation delays on the rising edge and falling edge are different. (Ex. 1003, ¶74; Ex. 1005, [0041-0045]). Stubbs, therefore, discloses an improved memory controller device that provides two adjustable delay elements for each pin, one for the rising edge and the other for the falling edge of the clock signal. (Ex. 1003, ¶75; Ex. 1005, Abstract, [0018]). The delays are separately adjustable for data present during the rising edge of the data strobe signal and for data present during the falling edge of the data strobe signal, allowing the setup and hold window for write data to be optimized on a per-bit basis rather than a per-cycle basis. (Ex. 1003, ¶75; Ex. 1005, Abstract, [0018]). Fig. 4 is illustrative.




FIGURE 4

(Ex. 1005, Fig. 4 (annotated)). Stubbs discloses various embodiments of the write path circuitry. In one embodiment shown in Figure 4, the write path circuitry includes an input buffer 52 that receives the input data signal, with the output of the input buffer coupled to first and second adjustable delay elements 102 and 104.


(Ex. 1003, ¶76; Ex. 1005, [0047]). The delayed data signal output from delay element 102 is applied to the input of a first pass gate 56, while the delayed data signal output from delay element 104 is applied to the input of a second pass gate 58. (Ex. 1003, ¶76; Ex. 1005, [0047]). The pass gates

56 and 58 are controlled by the data strobe signal to pass the delayed data signals at the appropriate time. (Ex. 1003, ¶76; Ex. 1005, [0047-0048]).

**C. Moss – U.S. Patent No. 6,646,929 (Ex. 1006),
Filed on December 5, 2001,
No priority claim or list priority claim,
Issued on November 11, 2003**

Moss is entitled, “Methods and Structure for Read Data Synchronization with Minimal Latency” (Ex. 1006, title.) and relates to memory controllers and including applicability to the field of double-data rate dynamic random access memory (DDR DRAM).

Moss (Ex. 1006) discloses a memory controller for use with DDR DRAM devices to compensate for timing differences between the memory controller’s clock signal (CLK) and a strobe signal (DQS) from the memory devices. (Ex. 1003, ¶77; Ex. 1006, Abstract, 4:17-36, 5:34-47, Fig. 3). The memory controller includes programmable delay lines (306, 328, 330) that delay the CLK and DQS signals to align the timing of the signals for capturing read data (DQ). (Ex. 1003, ¶77; Ex. 1006, 5:52-6:25).



(Ex. 1006, Fig. 3 (annotated excerpt)). The delay values for the programmable delay lines are predetermined during a calibration phase based on an analysis of the design or through automated measurements. (Ex. 1003, ¶78; Ex. 1006, 6:52-65). These delay values are then used during normal operation to adjust the timing of the CLK and DQS signals to compensate for propagation delays and align the read data capture. (Ex. 1003, ¶79; Ex. 1006, 5:55-6:3, 6:26-36, 7:55-8:4). By

delaying the CLK and DQS signals using the calibrated delay values, the memory controller can capture the read data using the delayed clock signal (CLK2) in alignment with the delayed DQS signal. (Ex. 1003, ¶80; Ex. 1006, 2:18-42, 3:1-8, 6:48-58).

D. Liou – U.S. Publication No. 2003/0179611 (Ex. 1007),

Filed on December 26, 2002,

Foreign Application Priority to TW 91105534 A filed on March 22, 2002,

Issued as U.S. Patent No. 6,760,263 on July 6, 2004

Liou is entitled, “Method and Device for Controlling Data Latch Time” (Ex. 1007, title.) and relates to memory controllers and including applicability to the field of double-data rate dynamic random access memory (DDR DRAM).

Liou (Ex. 1007) discloses a device and method for controlling data latch timing in a memory system. (Ex. 1003, ¶81; Ex. 1007, Abstract, [1003]). The device includes a control chip that couples to a storage element, receives a data strobe signal (DQS) and memory data signal (MD), and delays DQS to latch the MD signal. (Ex. 1003, ¶81; Ex. 1007, [0018], Fig. 2). The control chip includes a back edge data comparison circuit that receives a first DQS signal and first MD signal, delays DQS by a controlled delay value and by the controlled delay value plus an offset, latches MD at both delay values, and compares the latched data. (Ex. 1003, ¶83-86; Ex. 1007, [0019], [0023], Claims 1, 6). Similarly, a front edge data comparison circuit receives a second DQS signal (DQS8) and second MD signal (MD71), delays DQS8 by the controlled delay value and by the controlled delay value minus an offset, latches MD71 at both delay values, and compares the latched data. (Ex. 1003, ¶83-86; Ex. 1007, [0019], [0024], Claims 1, 7).




FIG. 2

(Ex. 1007, Fig. 2 (annotated)). A delay value controller provides the controlled delay value, which can be initially set by the BIOS during system initialization. (Ex. 1003, ¶84; Ex. 1007, [0021]). The delay value controller adjusts the controlled delay value based on the comparison results to compensate for timing offsets caused by temperature and voltage variations. (Ex. 1003, ¶85; Ex. 1007, [0025-0031], Claims 8- 10, 17-18). In this way, Liou discloses a broad, adjustable memory interface that can ensure accurate data capture despite variable operating conditions. (Ex. 1003, ¶87; Ex. 1007, [0007], [0011-0012], [0028-0030]).

VI. DETAILED EXPLANATION OF UNPATENTABILITY

The arguments presented below are based on 35 U.S.C. § 103 under which a claim is unpatentable if the differences between the claimed subject matter and the prior art are such that the subject matter, as a whole, would have been obvious at the time of the invention to a person having ordinary skill in the art. *KSR Int'l Co. v. Teleflex, Inc.*, 550 U.S. 398, 406 (2007). The question of obviousness is resolved on the basis of underlying factual determinations, including: (1) the scope and content of the prior art; (2) any differences between the claimed subject matter

and the prior art; (3) the level of ordinary skill in the art; and (4) objective evidence of non-obviousness, if present. See *Graham*, 383 U.S. at 17–18. When evaluating a claim for obviousness, we also must “determine whether there was an apparent reason to combine the known elements in the fashion claimed by the patent at issue.” *KSR*, 550 U.S. at 418 (citing *In re Kahn*, 441 F.3d 977, 988 (Fed. Cir. 2006)).

The following is a non-exhaustive list of rationales to support a conclusion of obviousness.

(A) Combining prior art elements according to known methods to yield predictable results;

(B) Simple substitution of one known element for another to obtain predictable results;

(C) Use of known technique to improve similar devices (methods, or products) in the same way;

(D) Applying a known technique to a known device (method, or product) ready for improvement to yield predictable results;

(E) “Obvious to try” – choosing from a finite number of identified, predictable solutions, with a reasonable expectation of success;

(F) Known work in one field of endeavor may prompt variations of it for use in either the same field or a different one based on design incentives or other market forces if the variations are predictable to one of ordinary skill in the art; and

(G) Some teaching, suggestion, or motivation in the prior art that would have led one of ordinary skill to modify the prior art reference or to combine prior art reference teachings to arrive at the claimed invention.

The cited references (Johnson, Stubbs, Moss, and Liou) of this Request are in an analogous art to that of the '608 Patent. In particular, the '608 Patent and the cited references are each addressing memory controllers and including applicability to the field of double-data rate dynamic random access memory (DDR DRAM).

Based on the forgoing, it is more than reasonable for a POSITA to look to the above references and combine the known elements of them in the fashion claimed by the patent at issue. Especially in light of the '608 Patent's statements including: “One skilled in the relevant art, however, will recognize that these embodiments can be practiced without one or more of the specific details, or with other components, systems, etc. In other instances, well-known structures or operations are not shown, or are not described in detail, to avoid obscuring aspects of the

disclosed embodiments.” (Ex. 1001, col. 4, lines 4-9); “While specific embodiments of, and examples for, the system for per-bit offset control and calibration are described herein for illustrative purposes, various equivalent modifications are possible within the scope of the system, as those skilled in the relevant art will recognize. The teachings of the system for per-bit offset control and calibration provided herein can be applied to other processing systems, not only for the systems described above. The elements and acts of the various embodiments described above can be combined to provide further embodiments. These and other changes can be made to the system for per-bit offset control and calibration in light of the above detailed description.” (Ex. 1001, col. 14, lines 12-24).

A POSITA would have been motivated to combine each of the asserted combinations to arrive at the challenged claims. (Ex. 1003; ¶88. Each of Johnson, Stubbs, Moss, and Liou relate to memory controllers for use in DDR DRAM devices and, more specifically, to systems and methods for overcoming issues associated with propagation delays that can cause misalignment between strobe signals and data signals. (Ex. 1003, ¶88; Ex. 1004, 2:44-54; Ex. 1005, [0006-0007]; Ex. 1006, 4:37-64, Ex. 1007, [0005-0007]). Thus, all the references asserted here are analogous art because they are in the same field of endeavor, specifically, memory controllers and components thereof for DDR DRAM devices. (Ex. 1003, ¶88)

A. SNQ #1: Claims 1, 2, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, and 15 of the '608 Patent are obvious in view of Johnson and Moss.

A POSITA would have been motivated to combine Johnson and Moss. (Ex. 1003, ¶¶89-93). As discussed above, both Johnson and Moss are in the same field of endeavor. (Ex. 1003, ¶¶89-93). A POSITA in possession of Johnson would look to Moss for further disclosure on systems and methods for delaying the data strobe (DQS) signal to produce an improved memory controller. (Ex. 1003, ¶¶89-93). In particular, Johnson already discloses the concept of adding a delay element to the data strobe signal. (Ex. 1004, Fig. 4, element 55). (Ex. 1003, ¶¶89-93). To provide enhanced flexibility, a POSITA in possession of Johnson would look to Moss to incorporate a plurality of delay elements to the data strobe signal. (Ex. 1003, ¶¶89-93). Moss discloses applying a delay element to the data strobe signal DQS 210 using delay element 330. (Ex. 1006, Fig. 3). (Ex. 1003, ¶¶89-93). Moss further discloses that the size of the data path – i.e. the number of data pins in each data path – is a design choice well within the knowledge and ability

of a POSITA, and expressly recites examples of 4, 8, and 16-bit wide data paths. (Ex. 1003, ¶¶89-93; Ex. 1006, 6:47-48).

1. Claim 1

1. 1[pre] An integrated circuit (IC) memory controller comprising:

1[a] a first pin to receive a first data signal; a first adjustable delay element to delay the received first data signal and generate a first delayed data signal;

1[b] a second pin to receive a second data signal; a second adjustable delay element to delay the received second data signal and generate a second delayed data signal;

1[c] a pin to receive a strobe signal;

1[d] a first sampling circuit to sample the first delayed data signal based on the strobe signal; and

1[e] a second sampling circuit to sample the second delayed data signal based on the received strobe signal.

a) 1[pre] An integrated circuit (IC) memory controller comprising:

If the preamble is limiting, Johnson discloses this limitation. (Ex. 1003, ¶110). Johnson describes an “integrated memory circuit.” (Ex. 1003, ¶110; Ex. 1004, Claim 67). Moss also discloses this limitation. Moss implements a memory controller as an integrated circuit, allowing for efficient signal routing and timing control within a single chip. (Ex. 1003, ¶111; Ex. 1006, Fig. 3).

b) 1[a] a first pin to receive a first data signal; a first adjustable delay element to delay the received first data signal and generate a first delayed data signal;

Johnson discloses limitation 1[a]. Johnson's memory device includes multiple data paths for receiving data signals, each with an associated adjustable delay element. (Ex. 1003, ¶¶112-14; Ex. 1004, Fig. 4).

includes delay line 330, an adjustable delay element that delays the data strobe signal DQS controlling the sampling of the data signal DQ, effectively delaying the received data signal and generating a delayed version. (Ex. 1003; ¶¶115-17; Ex. 1006, Fig. 3, 6:16-63). Thus, Moss discloses both a first pin to receive a first data signal and a first adjustable delay element to delay the received first data signal and generate a first delayed data signal as recited in limitation 1[a].

c) [b] a second pin to receive a second data signal; a second adjustable delay element to delay the received second data signal and generate a second delayed data signal;

Johnson discloses this limitation. (Ex. 1003, ¶119). As described above with reference to Element 1[a], Johnson discloses a “first pin to receive a first data signal” (signal DQ0), a “first adjustable delay element” (ring delay 57a), that generates a “first delayed data signal.” (input to latch 59a). In the same manner, Johnson also discloses a “second pin to receive a second data signal” (signal DQ1), a “second adjustable delay element” (ring delay 57b) that generates a “second delayed data signal” (input to latch 59b). (Ex. 1003; ¶199; *See, e.g.* Ex. 1004, 4:36-52, 7:24-60)

d) 1[c] a pin to receive a strobe signal;

Johnson discloses a pin to receive a strobe signal DCLK, which is used to clock data into and out of the memory device. (Ex. 1003, ¶¶122-23; Ex. 1004, Fig. 4, 4:24-5:7). This DCLK strobe signal serves the same purpose as the strobe signal in the challenged patent, timing the sampling of data signals. (Ex. 1003, ¶¶122-23, Ex. 1004, 4:24-5:7, Fig. 5).




FIG. 5

(Ex. 1004, Fig. 5 (annotated)).

Even if Johnson did not disclose this feature, Moss does. (Ex. 1003, ¶¶124- 25). Moss discloses a memory controller with a pin to receive a strobe signal DQS from an associated memory component, which is applied to delay lines within the controller. (Ex. 1003, ¶¶124-25; Ex. 1006, 5:48-60, 6:16-22, Fig. 3). A POSITA would have been motivated to combine Johnson’s pin for receiving data signals with Moss’s adjustable delay elements for data signal timing, as both address timing control in memory systems to improve data transfer efficiency. (Ex. 1003, ¶126).

e) 1[d] a first sampling circuit to sample the first delayed data signal based on the strobe signal; and

Johnson discloses this limitation. (Ex. 1003, ¶¶127-28). Referring to Figure 10, the latch 59a serves as a “first sampling circuit to sample the first delayed data signal based on the strobe signal.” (EX1003, ¶¶127-28; Ex. 1004, 4:12-26). As shown in Figure 10, the latch 59a receives two critical inputs: (1) the “first delayed data signal” from ring delay 57a, and (2) the “strobe signal” DCLK.




FIG. 10

(Ex. 1004, Fig. 10 (annotated excerpt)).

Johnson states that “DCLK passes through gated buffer 53, delay circuit 55 and is used to control latch 59 to latch in incoming data on the data bus DQ.” (Ex. 1003, ¶¶127-28; Ex. 1004,

4:12-26). That is, the DCLK strobe signal directly controls the sampling operation of latch 59a. The use of the word “control” indicates that the latch’s operation is fundamentally dependent on and driven by the DCLK signal. (Ex. 1003, ¶¶127-28).

Even if Johnson did not disclose this feature, Moss does. (Ex. 1003, ¶¶127- 28). Moss’s memory controller interfaces with DDR SDRAM components via a data bus DQ comprising multiple data pins, receiving and processing multiple data signals. (Ex. 1003, ¶¶127-28; Ex. 1006, 1:9-14, 6:16-6:36, Fig. 3). The controller employs delay elements, such as delay line 330, to delay these received data signals, effectively generating delayed versions. (Ex. 1006, 6:16-6:36).

A POSITA would have been motivated to combine Johnson’s multiple data pins with adjustable delays and Moss’s multi-pin data bus with delay elements, as both address timing control for multiple data signals in memory systems because it would enhance memory controller performance by improving timing control and signal integrity for multiple data signals. (Ex. 1003, ¶130).

f) 1[e] a second sampling circuit to sample the second delayed data signal based on the received strobe signal.

Johnson discloses this limitation. (Ex. 1003, ¶¶131). As described above, Johnson discloses a “first sampling circuit” with respect to the data path originating from DQ0, through ring delay 57a and latch 59a. (*See supra*, § X.A.d). Similarly, Johnson discloses a “second sampling circuit to sample the second delayed data signal based on the strobe signal” with respect to the data path originating from DQ1, through ring delay 57b and latch 59b. (Ex. 1003, ¶ 131).





FIG. 10

(Ex. 1004, Fig. 10 (annotated excerpt). Moss also discloses this feature. While Moss shows only one data signal path with register flip-flop 322 in Figure 3, a POSITA would have understood that memory interfaces have multiple data pins for data transfer. (Ex. 1004, ¶132; Ex. 1006, 1:25-31, 5:25-6:25). A POSITA would have been motivated to combine the teachings of Johnson and Moss to arrive at the claimed second sampling circuit because references address timing control in multi-pin memory systems, and the combination would yield predictable results in enhancing memory controller performance. (Ex. 1003, ¶133).

2. Claim 2

2. The IC memory controller according to claim 1, further comprising storage to store each of first and second delay values corresponding to the delays imparted to the first and second data signals.

Johnson discloses this claim. (Ex. 1003, ¶134). In particular, it describes that control logic can step the ring delays 57a-b through possible delay values, and select a best delay value which is provided to ring delays 57a-b. (Ex. 1003, ¶134; Ex. 1004, 7:25-60). As Johnson describes, “the delay settings of the ring delays 57a, 57b, 57c may be set by logic 87 using signals C10, C11, C12, respectively.” (Ex. 1003, ¶134; Ex. 1004, at 7:25-60).



(Ex. 1004, Fig. 10 (annotated excerpt)). A POSITA would have understood that these delay values are necessarily stored in the control logic 21 for application to ring delays 57, and thus Johnson inherently discloses this feature. (Ex. 1003, ¶134; Ex. 1004, Fig. 10)

Even if Johnson did not disclose this feature, Moss does. (Ex. 1003, ¶135). Moss discloses a memory controller with delay lines that use predetermined, stored delay values to delay the data strobe signal for proper data sampling. (Ex. 1003, ¶135; Ex. 1006, Fig. 3, 6:16-26, 6:55-63).

A POSITA would have been motivated to combine Johnson’s storage of delay values for multiple data paths with Moss’s use of predetermined stored delays, as both address timing control in memory systems. (Ex. 1003, ¶136).

3. Claim 4

4. The IC memory controller according to claim 1, wherein the first and second data signals are delayed to compensate for timing offset between the received first and second data signals.

Johnson discloses this claim. (Ex. 1003, ¶137). Specifically, Johnson is directed to a calibration system and method of calibrating data paths “to produce serial and parallel bit alignment on all data paths.” (Ex. 1003, ¶137; Ex. 1004, at Abstract). The purpose of Johnson is to ensure that any delays between the data signals in various paths (including a first and second data signals) are aligned, thereby compensating for any time offsets. (Ex. 1003, ¶137; Ex. 1004, at 2:24-42).

Even if Johnson did not disclose this feature, Moss does. Moss’s memory controller uses delay elements to align received data signals with a strobe signal, skewing the data strobe signal DQS to capture data at the center of DQS transitions. (Ex. 1003, ¶138; Ex. 1006, 3:9-15, Fig. 3, 6:24-27).

A POSITA would have been motivated to combine Johnson’s use of delays for compensating timing differences across multiple data paths with Moss’s technique of skewing the data strobe signal relative to the data signal, as both address timing control in memory systems. (Ex. 1003, ¶139).

4. Claim 5

5. The IC memory controller according to claim 4, further comprising: a first timing signal delay element associated with the first pin; and a second timing signal delay element associated with the second pin; wherein each of the first and second timing signal delay elements impart first and second delays to the strobe signal.

Johnson discloses this claim. (Ex. 1003, ¶¶140-42). Johnson’s memory controller uses adjustable delay elements to align data signals with a clock signal, featuring a data path with a data pin DQ, delay elements, and a latch controlled by a delayed clock signal. (Ex. 1003, ¶¶140-42; Ex. 1004, Fig. 4, 4:13-27). Johnson teaches that control logic can adjust delays for multiple data paths. (Ex. 1003, ¶¶140-42; Ex. 1004, 7:37-60).

Even if Johnson did not disclose this feature, Moss does. (Ex. 1003, ¶¶143-144). Moss teaches delaying the data strobe signal DQS using a delay line 330, which then clocks register flip-flops to capture data from the memory component. (Ex. 1003, ¶¶143-144; Ex. 1006, Fig. 3, 6:16-

35). While Moss shows a single delay line for the strobe signal, implementing separate delay elements for each data pin or group of pins would have been an obvious extension to allow for more precise timing compensation. (Ex. 1003, ¶¶143-144).

A POSITA would have been motivated to combine Johnson's adjustable delays for multiple data paths with Moss's technique of delaying the strobe signal, as both address timing control in memory systems. (Ex. 1003, ¶145).

5. Claim 6

6. The IC memory controller according to claim 1, wherein: each of the first and second delay elements comprise locked-loop circuits having plural serially connected delay elements.

Johnson discloses this claim. (Ex. 1003, ¶¶146-47). Johnson discloses adjustable delay elements in data paths DQ0-17, implemented as ring delays with plural serially connected delay elements. (Ex. 1003, ¶¶146-47; Ex. 1004, Fig. 4, 7:25- 60, Fig. 10). These ring delays, which can be selectively enabled to adjust the overall delay, disclose locked-loop circuits. (Ex. 1003, ¶¶146-47).

Even if Johnson did not explicitly disclose this limitation, Moss's teachings make this feature obvious. (Ex. 1003, ¶¶148-49). Moss describes programmable delay lines for compensating phase offset errors. (Ex. 1006, 6:56-63), and while not explicitly stating they are locked-loop circuits, a POSITA would recognize that such architecture is common in programmable delay lines. (Ex. 1003, ¶¶148-49). Given Moss's discussion on compensating for various sources of delay and phase variance. (Ex. 1006, 6:8-15), a locked-loop circuit with multiple delay elements would have been an obvious choice to address these challenges, as it could maintain precise timing across different operating conditions. (Ex. 1003, ¶¶148-49).

A POSITA would have been motivated to implement Moss's programmable delay lines using Johnson's locked-loop circuit architecture, as both address timing control in high-speed memory interfaces and aim to improve signal alignment. (Ex. 1003, ¶150).

6. Claim 7

7. The IC memory controller according to claim 6, wherein the first delay value is used to select delay elements of the first delay circuit and the second delay value is used to select delay elements of the second delay circuit.

Johnson discloses this claim. (Ex. 1003, ¶151). Johnson's memory controller employs ring delay circuits with plural serially connected delay elements in data paths, allowing for adjustable delays based on specific delay values. (Ex. 1003, ¶151; Ex. 1004, 4:1-10, Fig. 4, Fig. 10). Johnson

teaches selecting delay elements based on delay values, which a POSITA would have understood applies to all ring delays in the system, enabling fine-tuning of each data path's timing independently to compensate for variations and achieve optimal alignment with the clock signal. (Ex. 1003, ¶151; Ex. 1004, 1:38-43, 4:38-50).

Even if Johnson did not disclose this claim, Moss does. (Ex. 1003, ¶152). Moss discloses using delay values to select delay elements in programmable delay lines within its IC memory controller. (Ex. 1003, ¶152; Ex. 1006, Fig. 3, 6:16-23). A

POSITA would understand that the Delay DQS Rising 330 and Delay DQS Falling 328 circuits operate in this manner, allowing precise delay adjustments to meet specific timing requirements. (Ex. 1003, ¶152; Ex. 1006, 6:64-7:4).

A POSITA would have been motivated to combine Johnson's explicit teaching of using delay values to select delay elements with Moss's programmable delay lines, because this combination would predictably enhance delay precision and adaptability, offering the known benefits of fine-grained delay adjustment crucial for high-performance memory controllers. (Ex. 1003, ¶153).

7. Claim 9

9. The IC memory controller according to claim 1, further comprising a calibration circuit to, in a calibration mode, determine the first and second delay values.

Johnson discloses this claim. (Ex. 1003, ¶¶154-55, Ex. 1004, 6:35-45, 7:46-53). During calibration, the control logic circuit 21 determines appropriate delay values for each ring delay to align data on different DQ paths. (Ex. 1003, ¶¶154-55; Ex. 1004, at 7:46-53).

Even if Johnson did not disclose this feature, Moss renders it obvious. (Ex. 1003, ¶156; Ex. 1006, at 6:55-7:2). Moss teaches a memory controller that uses predetermined delay values to compensate for phase offset errors. (Ex. 1003, ¶156; Ex. 1006, at 6:55-63). While Moss does not explicitly describe a calibration mode, it suggests that delay values are determined through external methods. (Ex. 1003, ¶156; Ex. 1006, at 6:64-7:2). A POSITA would have recognized that implementing a calibration mode to determine these values is a straightforward extension of Moss's teachings. (Ex. 1003, ¶156). A POSITA would have been motivated to combine Johnson's explicit calibration mode into Moss's memory controller, because combining them would yield predictable results in enhancing memory controller performance. (Ex. 1003, ¶157).

8. Claim 10

10. 10[pre] A method of operation in an IC memory controller, the method comprising:
10[a] receiving first and second data signals from a memory device at respective first and second pins;
10[b] aligning the received first and second data signals with a strobe signal, the aligning comprising imparting a first delay to the first data signal, the first delay corresponding to a first delay value, imparting a second delay to the second data signal, the second delay corresponding to a second delay value.

Claim 10 is substantially similar to Claim 1, and merely rephrases the apparatus claim of Claim 1 as a method. Thus, Claim 10 is invalid for substantially the same reasons as described above with respect to Claim 1, and for the additional reasons provided below. *See supra*, § X.A.

a) 10[pre] A method of operation in an IC memory controller, the method comprising:

The preamble is not limiting. To the extent the preamble is limiting, Johnson discloses this limitation. (Ex. 1003, ¶¶158-59). Johnson teaches a method of operation in an IC memory controller that coordinates data flow and timing in the memory system, executing specific steps and procedures to ensure proper functioning. (Ex. 1003, ¶¶158-59; Ex. 1004, at 3:34-41, 4:28-43).

Even if Johnson does not disclose this limitation, Moss does. Moss teaches a method of operation in an IC memory controller for realigning read data returned from memory components to adjust for phase shifts due to propagation delays and other factors. (Ex. 1003, ¶160; Ex. 1006, at Abstract, 1:43-54).

b) 10[a] receiving first and second data signals from a memory device at respective first and second pins;

Johnson discloses this limitation. (Ex. 1003, ¶163). Johnson's memory controller receives data signals from a memory module over a bi-directional data bus DQ0-17, which comprises multiple data paths connected to respective pins on the memory controller. (Ex. 1003, ¶163; Ex. 1004, Fig. 3, 3:31-45, Fig. 4, 3:65-4:18).

Even if Johnson did not disclose this limitation, Moss does. (Ex. 1003, ¶ 164). Moss's memory controller receives multiple data signals from a DDR SDRAM memory component at corresponding pins. (Ex. 1003, ¶164; Ex. 1006, Fig. 3, Abstract). For a typical 8-bit wide DDR

SDRAM, this corresponds to 8 separate data signals received at 8 respective pins of the memory controller. (Ex. 1003, ¶150; Ex. 1006, 6:39-49).

A POSITA would have been motivated to combine the teachings of Johnson and Moss to achieve the claimed method, as both references address memory systems using multiple data pins, and combining Johnson and Moss would yield predictable results in enhancing memory controller performance, providing the known benefits of increased data bandwidth in high-speed memory interfaces. (Ex. 1003, ¶165).

c) 10[b] aligning the received first and second data signals with a strobe signal, the aligning comprising imparting a first delay to the first data signal, the first delay corresponding to a first delay value, imparting a second delay to the second data signal, the second delay corresponding to a second delay value.

Johnson discloses this limitation. (Ex. 1003, ¶¶166-67, Ex. 1004, 1:27-31, 4:37-43). Johnson's memory controller aligns first and second data signals received from a memory device with a strobe signal. (Ex. 1003, ¶¶166-67; Ex. 1004, 1:27-31, 4:37-43). This alignment is accomplished using adjustable delay elements to delay the received data signals and generate delayed data signals. (Ex. 1003, ¶¶166-67; Ex. 1004, 4:43-56, Fig. 4). Johnson uses separate adjustable delay elements with individually calibrated delay values for each data signal, compensating for timing variations between different data signals and achieving precise alignment with the strobe signal. (Ex. 1003, ¶¶166-67; Ex. 1004, 1:12-26, 4:37-50).

Even if Johnson did not disclose this feature, Moss does. (Ex. 1003, ¶¶168-69). Moss teaches a memory controller that aligns received data signals (DQ) with a strobe signal (DQS) by imparting delays. (Ex. 1003, ¶¶168-69; Ex. 1006, Fig. 3, 5:51-61).

A POSITA would have been motivated to combine Johnson's individually calibrated delay elements with Moss's programmable delay lines, because this combination would yield predictable results in enhancing delay precision and adaptability, providing the known benefits of fine-grained delay adjustment critical in high-performance memory controllers. (Ex. 1003, ¶170).

9. Claim 11

11. The method according to claim 10, further comprising: in a calibration mode, determining the first and second delay values; and storing the first and second delay values.

Johnson discloses this claim. (Ex. 1003, ¶171). During calibration, Johnson's control logic circuit determines and stores first and second delay values for ring delays in each data path. (Ex.

1003, ¶171; Ex. 1004, 5:50-61, 5:67-6:5). Johnson necessarily stores these delay values to track them during calibration and apply them to ring delays in normal operation. (Ex. 1003, ¶171; Ex. 1004, 1:69-2:2, 5:61-6:5). This calibration occurs during initialization, constituting a calibration mode. (Ex. 1003, ¶171; Ex. 1004, 1:40-43).

Even if Johnson did not disclose this claim, Moss does. Moss determines delay values during calibration to compensate for phase offsets between clock and strobe signals, calculating multiple delay values for clock and data signal paths. (Ex. 1003, ¶172; Ex. 1006, 5:58-63, 6:55-59, 7:5-10). Moss stores these calibrated values for quick configuration of programmable delay lines without recalibration. (Ex. 1003, ¶172; Ex. 1006, 7:10-20).

A POSITA would have been motivated to combine Johnson's calibration process with Moss's storage and reuse of delay values to enhance calibration efficiency and adaptability, providing the known benefits of quick reconfiguration without full recalibration. (Ex. 1003, ¶172).

10. Claim 12

12. The method according to claim 11, wherein: during the receiving mode, the imparting the first and second delays includes retrieving the stored first and second delay values.

Johnson discloses this claim. (Ex. 1003, ¶ 174). During normal operation, Johnson's memory controller retrieves previously determined and stored delay values to set appropriate delays for each data path, which directly corresponds to the claimed "imparting the first and second delays includes retrieving the stored first and second delay values" during a receiving mode. (Ex. 1003, ¶174; Ex. 1004, 1:64- 2:2, 7:54-59). By using stored delay values, Johnson's system can quickly configure data paths for proper timing alignment when entering a receiving mode, eliminating the need for recalibration and improving system efficiency. (Ex. 1003, ¶175; Ex. 1004, 1:38-2:9)

Even if Johnson does not disclose this claim, Moss does. (Ex. 1003, ¶ 175). Moss's memory controller uses stored delay values to configure programmable delay lines during read operations, which correspond to a receiving mode. (Ex. 1003, ¶175; Ex. 1006, 6:55-65, 7:10-20). The delay line 306 in Figure 3 uses these stored values to realign clock and data signals, effectively imparting delays based on retrieved delay values. (Ex. 1003, ¶175; Ex. 1006, Fig. 3, 6:55-65).

A POSITA would have been motivated to combine Johnson's explicit teaching of retrieving stored delay values during operation with Moss's use of stored values for quick reconfiguration,

as both references address timing control in memory systems and seek to improve signal alignment efficiency. (Ex. 1003, ¶176).

11. Claim 13

13. The method according to claim 12, wherein: the first and second data signals are delayed by the first and second delay values.

To the extent this claim is not indefinite, Johnson discloses this claim. (Ex. 1003, ¶177). Johnson's memory controller uses adjustable delay elements in multiple data paths to align data signals with a clock signal. (Ex. 1003, ¶177; Ex. 1004, Abstract, 3:50-67, Fig. 4).

Even if Johnson does not disclose this claim, Moss does. Moss's memory controller uses programmable delay lines to delay data signals based on predetermined delay values. (Ex. 1003, ¶178; *See supra*, §X.H.c).

A POSITA would have been motivated to combine Johnson's individually calibrated delay elements with Moss's programmable delay lines, as both references address timing control in high-speed memory interfaces and seek to improve signal alignment. (Ex. 1003, ¶179).

12. Claim 14

14. The method according to claim 11, further comprising: during the calibration mode, calibrating a timing signal delay value corresponding to a delay for application to the strobe signal.

Johnson discloses this claim. (Ex. 1003, ¶¶180-81). Johnson's SDRAM device includes a calibration strobe delay element to impart a calibrated delay to the strobe signal during a calibration mode. (Ex. 1003, ¶¶180-81; Ex. 1004, 4:24-27). During calibration, the control logic circuit steps through possible delay values for both data and strobe signals, determining an optimal internal delay for clock signals, including the strobe signal, relative to data signals. (Ex. 1003, ¶¶180-81; Ex. 1004, 5:29-40, 5:60-67).

Even if Johnson did not disclose this claim, Moss does. (Ex. 1003, ¶182). Moss's memory controller generates a delayed clock signal CLK2 from the controller's clock signal CLK using a programmable delay line 306 to compensate for phase offset errors between CLK and the data strobe signal DQS. (Ex. 1003, ¶182; Ex. 1006, Fig. 3, 6:55-63) The delay value is calibrated during what can be considered a calibration mode, based on the accumulated phase variance 308 between CLK and DQS. (Ex. 1003, ¶182; Ex. 1006, Fig. 3, 6:4-15, 6:64-7:4)

A POSITA would have been motivated to combine Johnson's explicit calibration of strobe signal delay with Moss's programmable delay line for clock signal adjustment, as both references address timing control in memory systems and seek to compensate for phase offsets. (Ex. 1003, ¶183).

13. Claim 15

15. The method according to claim 14, further comprising: during the calibration mode, storing the calibrated timing delay value.

Johnson discloses this claim. (Ex. 1003, ¶184). Johnson's control logic circuit 21 determines optimal delay values for both data and strobe signals during calibration. (Ex. 1003, ¶184, Ex. 1004, 1:69-2:2, 5:61-6:5). A POSITA would have understood that these calibrated delay values are necessarily stored for use during normal operation. (Ex. 1003, ¶184; Ex. 1004, 1:69-2:2, 5:61-6:5).

Even if Johnson did not disclose this claim, Moss does. Moss's memory controller stores calibrated delay values for quick configuration of programmable delay lines, including the delay line 306 used for clock signal adjustment. (Ex. 1003, ¶185).

A POSITA would have been motivated to combine Johnson's explicit calibration and storage of delay values with Moss's use of stored values for quick reconfiguration, as both references address timing control in memory systems and seek to improve signal alignment efficiency. (Ex. 1003, ¶186).

B. SNQ #2: Claim 8 of the '608 Patent is obvious in view of of Johnson, Moss, and Liou.

As discussed above, a POSITA would have been motivated to combine Johnson and Moss to arrive at a memory controller with multiple delay elements, one for each data path. (Ex. 1003, ¶¶94-96). A POSITA would have been further motivated to combine Johnson-Moss with Liou. (Ex. 1003, ¶¶94-96). Liou, like Johnson and Moss, discloses a memory controller for DRAM memory. (Ex. 1003, ¶¶94-96). Ex. 1007, at Abstract, [0005]). Liou provides further disclosure regarding the use of delay elements on the data strobe signal. (Ex. 1003, ¶¶94-96). A POSITA in possession of Johnson-Moss for further disclosure and details regarding the use of delay elements on the data strobe signal. (Ex. 1003, ¶¶94-96).

1. Claim 8

8. The IC memory controller according to claim 1, further comprising a calibration strobe delay element to impart a calibrated delay to the strobe signal.

Johnson discloses this claim. (Ex. 1003, ¶¶187-190). Johnson teaches a delay circuit 55 that delays the data clock signal DCLK, corresponding to the claimed strobe signal, as part of the calibration circuitry used to align incoming data with the clock signal. (Ex. 1003, ¶¶187-90; Ex. 1004, at 4:20-27, 4:24-27). The delay imparted by delay circuit 55 is calibrated during a calibration mode to determine the optimal delay for properly sampling incoming data. (Ex. 1003, ¶178; Ex. 1004, at 4:27-41).

Even if Johnson does not disclose this claim Liou does. (Ex. 1003, ¶¶191-93). Liou teaches a first delay circuit 110 that delays the data strobe signal DQS by a controlled delay value, functioning as a calibration strobe delay element. (Ex. 1003, ¶¶191-93; Ex. 1007, at [0023]). The controlled delay value is provided by a delay value controller 106, which can dynamically adjust the delay based on feedback from comparison circuits, allowing real-time calibration to account for factors like temperature and voltage variations. (Ex. 1003, ¶¶191-93; Ex. 1007, at [0007], [0011], [0021-0026]). A POSITA would have been motivated to combine the teachings of Johnson and Liou. *See supra*, § IX.B.

C. SNQ #3: Claims 1, 2, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, and 15 of the '608 Patent are obvious in view of Stubbs and Moss.

A POSITA would have been motivated to combine Stubbs with Moss. (Ex. 1003, ¶¶97-100). As discussed above, both Stubbs and Moss are in the same field of endeavor. (Ex. 1003, ¶¶97-100). A POSITA in possession of Stubbs would look to Moss for additional details disclosing how to provide a delayed data strobe signal. (Ex. 1003, ¶¶97-100; Ex. 1006, [0035]). Moss provides additional details on delaying a data strobe signal using a delay element. (Ex. 1003, ¶¶97-100; Ex. 1006, Fig. 3, 6:47-48). Further, Moss further discloses that the size of the data path – i.e., the number of data pins in each data path – is a design choice well within the knowledge and ability of a POSITA and expressly recites examples of 4, 8, and 16-bit wide data paths. (Ex. 1003, ¶¶97-100; Ex. 1006, 6:47-48). Thus, a POSITA in possession of Stubbs and Moss would realize that delay elements on the data strobe line could be further modified to provide a delay element for each bit. (Ex. 1003, ¶¶97-100).

1. Claim 1

1. 1[pre] An integrated circuit (IC) memory controller comprising:

1[a] a first pin to receive a first data signal; a first adjustable delay element to delay the received first data signal and generate a first delayed data signal;

1[b] a second pin to receive a second data signal; a second adjustable delay element to delay the received second data signal and generate a second delayed data signal;

1[c] a pin to receive a strobe signal;

1[d] a first sampling circuit to sample the first delayed data signal based on the strobe signal; and

1[e] a second sampling circuit to sample the second delayed data signal based on the received strobe signal.

a) 1[pre] An integrated circuit (IC) memory controller comprising:

Stubbs discloses this limitation. (Ex. 1003, ¶194). Stubbs describes a semiconductor memory device with input/output circuitry that functions as an integral component of an IC memory controller. (Ex. 1003, ¶194; Ex. 1005, Abstract, [0007], [0027-0028], [0032]). Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.A.a; Ex. 1003, ¶195). APOSITA would have been motivated to combine the teachings of Stubbs and Moss to arrive at the claimed IC memory controller, as both references address high-speed memory interfaces and seek to improve data transfer efficiency. (Ex. 1003, ¶196).

b) 1[a] a first pin to receive a first data signal; a first adjustable delay element to delay the received first data signal and generate a first delayed data signal;

Stubbs discloses this limitation (Ex. 1003, ¶197). Stubbs teaches a first pin to receive a first data signal and a first adjustable delay element to delay the received first data signal and generate a first delayed data signal. (Ex. 1003, ¶197; Ex. 1005, Fig. 4, [0028], [0047]).




FIGURE 4

(Ex. 1005, Fig. 4 (annotated)). Specifically, Stubbs' write path circuit includes an input buffer that receives data from an external data pin, corresponding to the claimed first pin, and a first delay element coupled to the input buffer's output, which is adjustable and generates a first delayed data signal. (Ex. 1003, ¶197; Ex. 1005, Fig. 4, [0047-0048]). This adjustable delay element allows for independent optimization of setup and hold times for rising and falling edge data, and can be implemented using various techniques like inverter chains or RC delay circuits, with selectable delay values, enabling fine-tuning for specific system requirements. (Ex. 1003, ¶197; Ex. 1005, [0048], [0050-0053]).

Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.A.b; Ex. 1003, ¶198). A POSITA would have been motivated to combine Stubbs' adjustable delay elements with Moss's memory controller design, as both references address timing control in high-speed memory interfaces, yielding predictable results in enhancing delay precision and adaptability, and providing the known benefits of fine-grained delay adjustment critical in high-performance memory controllers. (Ex. 1003, ¶199).

c) 1[b] a second pin to receive a second data signal; a second adjustable delay element to delay the received second data signal and generate a second delayed data signal;

Stubbs discloses this limitation (Ex. 1003, ¶200). Stubbs teaches that the write path circuit shown in Fig. 4 is provided for each input/output (DQ) pin of the memory device, with multiple input/output pins typically present. (Ex. 1003, ¶200; Ex. 1005, [0029], [0047]) For each of these input/output pins, a separate write path circuit is provided, which includes an input buffer and an

adjustable delay element, directly corresponding to the claimed second pin and second adjustable delay element. (Ex. 1003, ¶200; Ex. 1005, [0047], [0048]) Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.A.c; Ex. 1003, ¶201)

A POSITA would have been motivated to combine Stubbs' multiple adjustable delay elements with Moss's memory controller design, as both references address timing control in high-speed memory interfaces with multiple data signals. (Ex. 1003, ¶202)

d) 1[c] a pin to receive a strobe signal;

Stubbs discloses this limitation. (Ex. 1003, ¶203-04). Stubbs teaches a pin to receive a strobe signal, where the memory device receives an externally-applied clock signal CLK at an input pin that is used to generate an internal data strobe signal QS/QS for controlling input data sampling. (Ex. 1003, ¶¶203-04; Ex. 1005, at [0005], [0007], [0035-0036]). This dedicated pin allows the memory device to synchronize its internal operations with external system timing, ensuring proper data capture and routing in high-speed memory applications where timing margins are critical. (Ex. 1003, ¶¶194-195; Ex. 1005, at [0004-0007], [0035-0037]).

Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.A.d; Ex. 1003, ¶205).

A POSITA would have been motivated to combine Stubbs' clock signal input pin with Moss's explicit strobe signal pin, as both references address timing control in high-speed memory interfaces, yielding predictable results in enhancing synchronization precision and providing known benefits of accurate data sampling critical in high-performance memory controllers. (Ex. 1003, ¶206)

e) 1[d] a first sampling circuit to sample the first delayed data signal based on the strobe signal; and

Stubbs discloses this limitation. (Ex. 1003, ¶207). Specifically, Stubbs teaches a first pass gate 56 that samples a delayed data signal output from delay element 102 based on a data strobe signal QS/QS*. (Ex. 1003, ¶207; Ex. 1005, Fig. 4, [0037]). The pass gate 56 functions as a sampling circuit by selectively allowing the delayed data signal to pass through to its output under the control of the data strobe signal QS/QS* applied to its control inputs. (Ex. 1003, ¶207; Ex. 1005, [0034], [0036]). This sampling operation is illustrated in Figure 3, which shows the data signal being sampled on the rising edge of the QS strobe signal. (Ex. 1003, ¶207; Ex. 1005, Fig. 3, [0039]).

Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.A.e; Ex. 1003, ¶208)

A POSITA would have been motivated to combine Stubbs' pass gate sampling circuit with Moss's memory controller design, as both references address data sampling in high-speed memory interfaces, and this combination would yield predictable results in enhancing sampling precision, providing the known benefits of accurate data capture critical in high-performance memory controllers. (Ex. 1003, ¶209)

f) 1[e] a second sampling circuit to sample the second delayed data signal based on the received strobe signal.

Stubbs discloses this limitation. (Ex. 1003, ¶210). Stubbs teaches that the write path circuitry shown in Figure 4, including the sampling circuits, is replicated for each input/output (DQ) pin of the memory device, meaning there is a second sampling circuit for a second data pin. (Ex. 1003, ¶210; Ex. 1005, [0046]). Each data pin has its own pair of sampling circuits (pass gates 56 and 58) to handle the rising- edge and falling-edge data, allowing for parallel processing of multiple data bits and enabling the high data rates required in DDR operation. (Ex. 1003, ¶210; Ex. 1005, [0046], [0029], [0012]).

Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.A.f; Ex. 1003, ¶211).

A POSITA would have been motivated to combine Stubbs' multiple sampling circuits with Moss's memory controller design, as both references address data sampling in high-speed memory interfaces with multiple data signals, yielding predictable results in enhancing sampling precision across multiple data paths. (Ex. 1003, ¶212).

2. Claim 2

2. The IC memory controller according to claim 1, further comprising storage to store each of first and second delay values corresponding to the delays imparted to the first and second data signals.

Stubbs discloses this claim. (Ex. 1003, ¶213). Stubbs teaches adjustable delay elements to achieve predetermined timed relationships between delayed data signals and data strobe edges, implying the necessity of storing delay values in non-volatile storage to maintain these adjusted values across power cycles or resets. (Ex. 1003, ¶213; Ex. 1005, at [0048]). Stubbs also describes a calibration mode for determining delay values, which would require storage for subsequent use

during normal operation, and the disclosure of locked-loop circuits with plural serially connected delay elements implies the need for storing delay values to select specific delay elements. (Ex. 1003, ¶213; Ex. 1005, at [0018], [0006-0007]) Storing calibrated delay values allows for quick setup of correct timing relationships without time-consuming recalibration, improving the overall efficiency and reliability of the memory system. (Ex. 1003, ¶213; Ex. 1005, at [0002-0004], [0047-0048])

Even if Stubbs does not disclose this claim, Moss does. (*See supra*, § X.B; Ex. 1003, ¶214)

A POSITA would have been motivated to combine Stubbs' adjustable delay elements with Moss's explicit storage of delay values, as both references address timing control in high-speed memory interfaces, yielding predictable results in enhancing system efficiency by allowing quick reconfiguration of delay values without repeated calibration. (Ex. 1003, ¶215)

3. Claim 4

4. The IC memory controller according to claim 1, wherein the first and second data signals are delayed to compensate for timing offset between the received first and second data signals.

Stubbs discloses this claim. (Ex. 1003, ¶216). Stubbs teaches an IC memory controller that delays first and second data signals to compensate for timing offset between the received signals, using separate adjustable delay elements for rising edge data (first data signal) and falling edge data (second data signal). (Ex. 1003, ¶216; Ex. 1005, Fig. 4). These delay elements allow independent adjustment of setup and hold times for rising and falling edge data, achieving a predetermined timed relationship between the delayed data signals and the rising and falling edges of the data strobe signal, which corresponds to the specified setup and hold window for the device. (Ex. 1003, ¶216; Ex. 1005, [0018], [0047]). This adjustment compensates for timing offsets between the received first and second data signals. (Ex. 1003, ¶216).

Even if Stubbs does not disclose this claim, Moss does. (*See supra*, §X.C; Ex. 1003, ¶217).

A POSITA would have been motivated to combine Stubbs' adjustable delay elements with Moss's timing offset compensation techniques, as both references address timing control in high-speed memory interfaces, yielding predictable results in enhancing signal alignment precision and providing the known benefits of improved timing margins critical in high-performance memory controllers. (Ex. 1003, ¶218).

4. Claim 5

5. The IC memory controller according to claim 4, further comprising: a first timing signal delay element associated with the first pin; and a second timing signal delay element associated with the second pin; wherein each of the first and second timing signal delay elements impart first and second delays to the strobe signal.

Stubbs discloses this claim. (Ex. 1003, ¶¶219-20). Stubbs teaches a write path circuit for a memory device with multiple data input pins and associated delay elements that correspond to the claimed first and second timing signal delay elements associated with the first and second pins. (Ex. 1003, ¶¶219-20; Ex. 1005, Fig. 4, [0046-0047]) While Stubbs primarily discusses delaying data signals, it also teaches that the same delay elements can be used to delay the strobe signal, making it obvious to a POSITA that the delay elements could delay either the data signals or the strobe signal to achieve the desired timing relationship. (Ex. 1003, ¶¶210-20; Ex. 1005, [0047-0048]) This arrangement allows independent optimization of setup and hold times for rising and falling edge data, enabling memory devices to meet more stringent timing specifications by compensating for signal propagation differences. (Ex. 1003, ¶¶219-20; Ex. 1005, [0015-0016], [0047-0048])

Even if Stubbs does not disclose this claim, Moss does. (*See supra*, §X.D; Ex. 1003, ¶221)

A POSITA would have been motivated to combine Stubbs' adjustable delay elements with Moss's explicit timing signal delay elements, as both references address timing control in high-speed memory interfaces, yielding predictable results. (Ex. 1003, ¶222)

5. Claim 6

6. The IC memory controller according to claim 1, wherein: each of the first and second delay elements comprise locked-loop circuits having plural serially connected delay elements.

Stubbs discloses this claim. (Ex. 1003, ¶223). Stubbs teaches delay elements comprising locked-loop circuits having plural serially connected delay elements, implemented as a network of series-connected delay elements 122, 124, 126, and 128 that form a locked-loop circuit generating precisely timed delayed versions of the input data signal. (Ex. 1003, ¶223; Ex. 1005, [0051-0053], Fig. 5). This configuration allows for fine-grained control over the delay interval by selecting different tap points along the series, enabling precise timing adjustments to optimize setup and hold times for both rising and falling edge data in a DDR memory controller. (Ex. 1003, ¶223;

Ex. 1005, [0053-0054]). The locked-loop circuit with plural serially connected delay elements provides advantages such as independent adjustment of rising and falling edge data timing and flexibility in accommodating various system timing requirements. (Ex. 1003, ¶223; Ex. 1005, [0006], [0015], [0048], [0053]).

Even if Stubbs does not disclose this claim, Moss does. (*See supra*, §X.E; Ex. 1003, ¶224)

A POSITA would have been motivated to combine Stubbs' locked-loop circuits with Moss's delay elements, as both references address timing control in high-speed memory interfaces, and this combination would yield predictable results in enhancing delay precision and adaptability, providing the known benefits of fine-grained delay adjustment critical in high-performance memory controllers. (Ex. 1003, ¶225).

6. Claim 7

7. The IC memory controller according to claim 6, wherein the first delay value is used to select delay elements of the first delay circuit and the second delay value is used to select delay elements of the second delay circuit.

Stubbs discloses this claim. (Ex. 1003, ¶226). Stubbs teaches using first and second delay values to select delay elements of first and second delay circuits in its write data path circuit, which includes adjustable delay elements for independently controlling the timing of rising and falling edge data. (Ex. 1003, ¶226; Ex. 1005, [0047-0048]). The delay circuit comprises series-connected delay elements with multiple tap points, where selecting different tap points for rising and falling edge data paths corresponds to using first and second delay values to select delay elements. (Ex. 1003, ¶226; Ex. 1005, [0051-0053], Fig. 5). This selective coupling of delay elements based on chosen tap points is equivalent to using delay values to select delay elements of respective delay circuits. (Ex. 1003, ¶226; Ex. 1005, [0053]). Even if Stubbs does not disclose this claim, Moss does. (*See supra*, §X.F). (Ex. 1003, ¶227)

A POSITA would have been motivated to combine Stubbs' selectable delay elements with Moss's delay value selection technique, as both references address timing control in high-speed memory interfaces, and this combination would yield predictable results in enhancing delay precision and adaptability, providing the known benefits of fine-grained delay adjustment critical in high-performance memory controllers. (Ex. 1003, ¶228)

7. Claim 9

9. The IC memory controller according to claim 1, further comprising a calibration circuit to, in a calibration mode, determine the first and second delay values.

Stubbs discloses this claim. (Ex. 1003, ¶¶229-30). Stubbs teaches a calibration circuit that operates in a calibration mode to determine first and second delay values for adjusting the timing of data signals in a memory controller. (Ex. 1003, ¶¶229-30; Ex. 1005, at [0018], [0019]). The calibration circuit optimizes setup and hold times for rising edge and falling edge data relative to the data strobe signal, allowing independent adjustment of timing for rising and falling edge data to achieve proper alignment with the data strobe signal. (Ex. 1003, ¶¶229-30; Ex. 1005, at [0015], [0018-0019]). While Stubbs does not explicitly label the calibration circuit as a separate component, a POSITA would have understood that the described functionality for determining and applying delay values in a calibration mode necessarily requires dedicated calibration circuitry within the memory controller. (Ex. 1003, ¶¶229-30; Ex. 1005, at [0018-0019]).

Even if Stubbs does not disclose this claim, Moss does. (*See supra*, §X.G). (Ex. 1003, ¶232).

A POSITA would have been motivated to combine Stubbs' calibration functionality with Moss's explicit calibration circuit, as both references address timing control in high-speed memory interfaces, yielding predictable results in enhancing delay precision and adaptability. (Ex. 1003, ¶232).

8. Claim 10

10. 10[pre] A method of operation in an IC memory controller, the method comprising:
10[a] receiving first and second data signals from a memory device at respective first and second pins;
10[b] aligning the received first and second data signals with a strobe signal, the aligning comprising imparting a first delay to the first data signal, the first delay corresponding to a first delay value, imparting a second delay to the second data signal, the second delay corresponding to a second delay value.

a) 10[pre] A method of operation in an IC memory controller, the method comprising:

Stubbs discloses this limitation. (Ex. 1003, ¶233). Stubbs teaches a method of operation in an IC memory controller, including controller components such as control circuit 12, addressing circuit 40, and input/output circuit 30, which manage data flow to and from memory banks 20. (Ex. 1003, ¶233; Ex. 1005, at [0028], Fig. The method involves receiving data signals, aligning them with a strobe signal, and applying delays to ensure proper timing relationships in a double-data-rate system, addressing critical timing issues in high-speed data transfer and ensuring accurate data capture and processing. (Ex. 1003, ¶223; Ex. 1005, at [0012-0015], [0041-0044]).

Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.H.a; Ex. 1003, ¶234)

A POSITA would have been motivated to combine Stubbs' method of operation with Moss's explicit IC memory controller implementation, as both references address high-speed memory interfaces and seek to improve data transfer efficiency, yielding predictable results in enhancing memory controller performance and providing the known benefits of precise timing control critical in high-speed memory interfaces. (Ex. 1003, ¶235)

b) 10[a] receiving first and second data signals from a memory device at respective first and second pins;

Stubbs discloses this limitation. (Ex. 1003, ¶¶236-38). Stubbs teaches receiving first and second data signals from a memory device at respective first and second pins, where the memory device contains multiple input/output pins (DQ0- DQ7) for receiving data signals in parallel. (Ex. 1003, ¶¶236-38; Ex. 1005, [0029]). In Stubbs' DDR SDRAM architecture, data is received on both rising and falling clock edges, with one pin receiving data on the rising edge and another on the falling edge, effectively doubling the data transfer rate. (Ex. 1003, ¶¶236-38; Ex. 1005, [0012], [0029]). The received data signals propagate from input buffers through adjustable delay elements before being captured by pass gates controlled by the data strobe signal, allowing for precise timing adjustments. (Ex. 1003, ¶¶236-38; Ex. 1005, [0037-0041], Fig. 4).

Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.H.b; Ex. 1003, ¶239).

A POSITA would have found it obvious to combine Johnson, Moss, and Stubbs. Combining these features would yield predictable results in enhancing data reception efficiency,

providing the known benefits of increased data bandwidth critical in high-performance memory controllers. (Ex. 1003, ¶240; Ex. 1006, at 5:51- 55; Ex. 1004, at [0004]).

c) 10[b] aligning the received first and second data signals with a strobe signal, the aligning comprising imparting a first delay to the first data signal, the first delay corresponding to a first delay value, imparting a second delay to the second data signal, the second delay corresponding to a second delay value.

9. Claim 10

Stubbs discloses this limitation. (Ex. 1003, ¶234). Stubbs teaches aligning received first and second data signals with a strobe signal by imparting delays corresponding to first and second delay values through separate delay elements for rising and falling edge data. (Ex. 1003, ¶233; Ex. 1005, at [0047], Fig. 4). Specifically, Stubbs' write data path circuit includes adjustable delay elements 102 and 104 that impart independently adjustable first and second delays to rising and falling edge data paths respectively, which are then aligned with a strobe signal QS/QS* controlling pass gates. (Ex. 1003, ¶233; Ex. 1005, at [0047-0048], Fig. 4). This circuitry is replicated for each DQ pin, allowing for multiple instances of first and second delays applied to separate data signals. (Ex. 1003, ¶233; Ex. 1005, at [0046- 0047]).

Even if Stubbs does not disclose this limitation, Moss does. (*See supra, See supra*, §X.H.c; Ex. 1003, ¶234)

A POSITA would have been motivated to combine Stubbs' adjustable delay elements with Moss's signal alignment techniques, as both references address timing control in high-speed memory interfaces, yielding predictable results in enhancing signal alignment precision and improving timing margins critical in high- performance memory controllers. (Ex. 1003, ¶235)

10. Claim 11

11. The method according to claim 10, further comprising: in a calibration mode, determining the first and second delay values; and storing the first and second delay values.

Stubbs discloses this claim. (Ex. 1003, ¶244). During calibration, Stubbs teaches determining delay values for aligning rising and falling edge data signals with a data strobe signal and storing these values for use during normal operation. (Ex. 1003, ¶244; Ex. 1005, at [0018-0019]). The calibration process optimizes setup and hold times for rising and falling edge data independently by adjusting separate delay elements for each path, and while not explicitly stated, a person of ordinary skill would have understood that this calibration occurs for each DQ pin. (Ex.

1003, ¶244; Ex. 1005, at [0015], [0046-0047]). During normal operation, the stored delay values adjust the timing of incoming data signals, maintaining proper setup and hold times for both rising and falling edge data across all pins. (Ex. 1003, ¶244; Ex. 1005, at [0019], [0047-0048]).

Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.I; Ex. 1003, ¶245)

A POSITA would have been motivated to combine Stubbs' calibration process with Moss's explicit storage of delay values, as both references address timing control in high-speed memory interfaces, and this combination would yield predictable results in enhancing system efficiency by allowing quick reconfiguration of delay values without repeated calibration. (Ex. 1003, ¶246).

11. Claim 12

12. The method according to claim 11, wherein: during the receiving mode, the imparting the first and second delays includes retrieving the stored first and second delay values.

Stubbs discloses this claim. (Ex. 1003, ¶244). Stubbs teaches retrieving stored first and second delay values during a receiving mode to impart first and second delays, using separate adjustable delay elements for rising and falling edge data. (Ex. 1003, ¶244; Ex. 1005, at [0047], Fig. 4). These delay values are determined during calibration, stored, and later retrieved and applied during normal operation to maintain optimized setup and hold times. (Ex. 1003, ¶244; Ex. 1005, at [0018], [0047]). Stubbs' write data path circuit is replicated for each DQ pin, allowing per-pin optimization and ensuring proper alignment of data with the strobe signal for both rising and falling edge data. (Ex. 1003, ¶245; Ex. 1005, at [0015], [0047-0048]).

Even if Stubbs does not disclose this claim, Moss does. (*See supra*, § X.J; Ex. 1003, ¶249).

A POSITA would have been motivated to combine Stubbs' use of stored delay values with Moss's explicit retrieval process, as both references address timing control in high-speed memory interfaces, yielding predictable results in enhancing system efficiency by allowing quick reconfiguration of delay values without repeated calibration. (Ex. 1003, ¶250).

12. Claim 13

13. The method according to claim 12, wherein: the first and second data signals are delayed by the first and second delay values.

To the extent this claim is not indefinite, Stubbs discloses this claim. (Ex. 1003, ¶251). Stubbs teaches delaying first and second data signals by first and second delay values using separate

adjustable delay elements 102 and 104 for each input/output (DQ) pin. (Ex. 1003, ¶251; Ex. 1005, at [0046-0047], Fig. 4). These delay elements introduce adjustable delays into the propagation of data signals, allowing for independent optimization of timing for different data signals. (Ex. 1003, ¶251; Ex. 1005, at [0047-0048]). By providing separate delays for different data paths, Stubbs enables different delay times for data signals arriving at pass gates 56 and 58, with the delay elements adjusted to achieve predetermined timed relationships between the delayed data signals and the data strobe signals, optimizing setup and hold times. (Ex. 1003, ¶251; Ex. 1005, at [0047-0048]).

Even if Stubbs does not disclose this claim, Moss does. (*See supra*, §X.K; Ex. 1003, ¶252).

A POSITA would have been motivated to combine Stubbs' adjustable delay elements with Moss's delay implementation, as both references address timing control in high-speed memory interfaces. (Ex. 1003, ¶250).

13. Claim 14

14. The method according to claim 11, further comprising: during the calibration mode, calibrating a timing signal delay value corresponding to a delay for application to the strobe signal.

Stubbs discloses this claim. (Ex. 1003, ¶254). Stubbs teaches determining and storing delay values for data signals relative to a data strobe signal to achieve proper setup and hold times during a calibration mode. (Ex. 1003, ¶254; Ex. 1005, at [0018- 0019]). While Stubbs primarily focuses on delaying data signals, it also discloses using adjustable delay elements for both data and strobe signals to achieve proper timing. (Ex. 1003, ¶254; Ex. 1005, at [0007], [0010]). A POSITA would have found it obvious to apply the same calibration technique to the strobe signal, as this would provide finer control over the relative timing between data and strobe, allowing for more precise optimization of setup and hold times across different operating conditions. (Ex. 1003, ¶254).

Even if Stubbs does not disclose this limitation, Moss does. Moss discloses this limitation. (*See supra*, §X.L; Ex. 1003, ¶255).

A POSITA would have been motivated to combine Stubbs' calibration techniques with Moss's explicit calibration of strobe signal delay, as both references address timing control in high-speed memory interfaces, and this combination would yield predictable results in enhancing timing

precision, providing the known benefits of adaptive timing control critical in high-speed memory interfaces. (Ex. 1003, ¶256).

14. Claim 15

15. The method according to claim 14, further comprising: during the calibration mode, storing the calibrated timing delay value.

Stubbs discloses this claim. (Ex. 1003, ¶257). Stubbs teaches storing calibrated delay values during a calibration mode for later use during normal operation of the memory device. (Ex. 1003, ¶257; Ex. 1005, at [0018-0019]). While Stubbs primarily focuses on storing delay values for data signals, the same principle would apply to storing a calibrated timing delay value for the strobe signal. (Ex. 1003, ¶257). This storage allows optimized delay settings to be maintained and quickly applied without needing to recalibrate each time the device is used, and enables adaptive behavior in the memory system. (Ex. 1003, ¶257; Ex. 1005, at [0009], [0018], [0019]).

Even if Stubbs does not disclose this claim, Moss does. (*See supra*, §X.M; Ex. 1003, ¶258).

A POSITA would have been motivated to combine Stubbs' calibration techniques with Moss's explicit storage of calibrated delay values, as both references address timing control in high-speed memory interfaces. (Ex. 1003, ¶259)

D. SNQ #4: Claim 8 of the '608 Patent are obvious in view of Stubbs and Liou.

A POSITA would have been motivated to combine Stubbs and Moss to arrive at a memory controller with multiple delay elements, one for each data path. (*See supra*, § IX.C). A POSITA would have been further motivated to combine Stubbs- Moss with Liou. (Ex. 1003, ¶¶100-103). Liou, like Stubbs and Moss, discloses a memory controller for DRAM memory. (Ex. 1003, ¶¶100-103; Ex. 1007, at Abstract, [0005]). Liou provides further disclosure, as discussed below, regarding the use of delay elements on the data strobe signal. (Ex. 1003, ¶¶100-103). A POSITA in possession of Johnson-Moss for further disclosure and details regarding the use of delay elements on the data strobe signal. (Ex. 1003, ¶¶100-103).

1. Claim 8

8. The IC memory controller according to claim 1, further comprising a calibration strobe delay element to impart a calibrated delay to the strobe signal.

Stubbs discloses this claim (Ex. 1003, ¶260). Stubbs teaches a synchronous double-data-rate semiconductor memory device with write path circuitry including delay elements for adjusting

timing of data and strobe signals. (Ex. 1003, ¶260; Ex. 1005, at Abstract, [0007-0010]). While Stubbs does not explicitly disclose a calibration strobe delay element to impart a calibrated delay to the strobe signal, this feature would have been obvious to a POSITA based on Stubbs' teachings of adjusting timing of both data and strobe signals to achieve proper alignment for sampling data. (Ex. 1003, ¶260; Ex. 1005, at [0007], [0018]). Stubbs' write path circuitry could be readily modified to include a calibration strobe delay element in the path of the DQS strobe signal before it reaches the pass gates 56 and 58, allowing for fine-tuning of the strobe signal timing relative to the delayed data signals. (Ex. 1003, ¶260; Ex. 1005, at Fig. 4, [0047]).

Even if Stubbs does not disclose this claim, Liou does. (*See supra*, § XI.A; Ex. 1003, ¶261).

A POSITA would have been motivated to incorporate Liou's explicit calibration strobe delay element into Stubbs' memory device, as both references address timing control in high-speed memory interfaces, and this combination would yield predictable results in enhancing timing precision, providing the known benefits of adaptive timing control critical in high-speed memory interfaces. (Ex. 1003, ¶262).

E. SNQ #5: Claims 10, 11, and 12 of the '608 Patent are obvious in view of Stubbs, Moss, ad Johnson.

As discussed above, a POSITA would have been motivated to combine Stubbs and Moss to arrive at a memory controller with multiple delay elements, one for each data path. (*See supra*, § IX.C; Ex. 1003, ¶¶104-108). A POSITA would further be motivated to combine Stubbs-Moss with Johnson to provide a specific calibration method for use with the physical systems provided in Stubbs and Moss. (Ex. 1003, ¶¶104-108). The calibration technique and associated control circuitry of Johnson could be used directly with the Stubbs-Moss combination to arrive at the claimed methods. (Ex. 1003, ¶¶104-108). This would have been a simple substitution of components, replacing the delay circuitry of Johnson with the systems described in Stubbs-Moss. (Ex. 1003, ¶¶104-108).

1. Claim 10

10. 10[pre] A method of operation in an IC memory controller, the method comprising:
10[a] receiving first and second data signals from a memory device at respective first and second pins;
10[b] aligning the received first and second data signals with a strobe signal, the aligning comprising imparting a first delay to the first data signal, the first delay corresponding to a

first delay value, imparting a second delay to the second data signal, the second delay corresponding to a second delay value.

a) 10[pre] A method of operation in an IC memory controller, the method comprising:

Stubbs discloses this limitation. (*See supra*, § XII.A.a; Ex. 1003, ¶263). Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, § X.A.a; Ex. 1003, ¶264). Even if the combination of Stubbs and Moss does not disclose this limitation, Johnson does. (*See supra*, § X.A.a; Ex. 1003, ¶265).

A POSITA would have found it obvious to combine the teachings of Johnson, Stubbs, and Moss to arrive at a method of operation in an IC memory controller as claimed. (Ex. 1003, ¶266). Johnson teaches a memory controller that executes specific procedures to manage data flow and timing in a memory system, including initialization, calibration, and ongoing data transfer operations. (Ex. 1003, ¶266; Ex. 1004, at 3:34-41, 4:28-43). Stubbs teaches a write data path circuit within a memory controller that aligns received data signals with a strobe signal by applying independently adjustable delays, while Moss explicitly describes a method implemented within a memory controller circuit to realign read data returned from memory components, compensating for phase shifts due to propagation delays and other factors. (Ex. 1003, ¶266; Ex. 1005, at [0047-0048], Fig. 4; Ex. 1006, at Abstract, 5:51-55, 6:36-7:46). A POSITA would have been motivated to incorporate the specific alignment techniques of Stubbs and Moss into Johnson's memory controller operations to improve data timing accuracy and system performance across various operating conditions. (Ex. 1003, ¶266; Ex. 1004, at 2:47-53; Ex. 1005, at [0016]; Ex. 1006, at 1:43-54).

b) 10[a] receiving first and second data signals from a memory device at respective first and second pins;

Stubbs discloses this limitation. (*See supra*, § XII.A.b; Ex. 1003, ¶267). Even if Stubbs does not disclose this limitation, Moss does. (*See supra*, §X.A.b; Ex. 1003, ¶268). Even if the combination of Stubbs and Moss does not disclose this limitation, Johnson does. (*See supra*, §X.A.b; Ex. 1003, ¶269).

A POSITA would have been motivated to combine Johnson and Moss to arrive at this limitation. (Ex. 1003, ¶268; *See supra*, §X.A.b). A POSITA would also be motivated to combine Stubbs and Moss to arrive at this limitation. (Ex. 1003, ¶268; *See supra*, §XII.A.b). Furthermore,

a POSITA would have been motivated to combine Stubbs, Moss, and Johnson to arrive at the claimed limitation for substantially the same reasons as discussed with respect to those combinations. (Ex. 1003, ¶268).

c) 10[b] aligning the received first and second data signals with a strobe signal, the aligning comprising imparting a first delay to the first data signal, the first delay corresponding to a first delay value, imparting a second delay to the second data signal, the second delay corresponding to a second delay value.

Stubbs additionally discloses this limitation. (Ex. 1003, ¶269; *See supra*, §XII.A.c). Even if Stubbs does not disclose this limitation, Moss does. (Ex. 1003, ¶270; *See supra*, § §X.A.c). Even if the combination of Stubbs and Moss does not disclose this limitation, Johnson does. (Ex. 1003, ¶271; *See supra*, §X.A.c).

A POSITA would have been motivated to combine Johnson and Moss to arrive at this limitation. (Ex. 1003, ¶272; *See supra*, § §X.A.c). A POSITA would also be motivated to combine Stubbs and Moss to arrive at this limitation. (Ex. 1003, ¶272; *See supra*, §XII.A.b). Furthermore, a POSITA would have been motivated to combine Stubbs, Moss, and Johnson to arrive at the claimed limitation for substantially the same reasons as discussed with respect to those combinations. (Ex. 1003, ¶272).

Stubbs discloses this limitation. (Ex. 1003, ¶273; *See supra*, § §XII.A.d). Even if Stubbs does not disclose this limitation, Moss does. (Ex. 1003, ¶274; *See supra*, §X.A.c). Even if the combination of Stubbs and Moss does not disclose this limitation, Johnson does. (Ex. 1003, ¶275; *See supra*, §X.A.c)

A POSITA would have been motivated to combine Johnson and Moss to arrive at this limitation. (Ex. 1003, ¶276; *See supra*, §X.A.c) A POSITA would also be motivated to combine Stubbs and Moss to arrive at this limitation. (Ex. 1003, ¶276; *See supra*, § XII.A.c) Furthermore, a POSITA would have been motivated to combine Stubbs, Moss, and Johnson to arrive at the claimed limitation for substantially the same reasons as discussed with respect to those combinations. (Ex. 1003, ¶276)

2. Claim 11

11. The method according to claim 10, further comprising: in a calibration mode, determining the first and second delay values; and storing the first and second delay values.

CERTIFICATE OF SERVICE

I hereby certify, pursuant to 37 C.F.R. § 1.510(b)(5), that on December 30, 2025, I caused a true and correct copy of the foreign Request for Ex Parte Reexamination Under 35 U.S.C. §322 and 37 C.F.R. §1.913 to be served via First Class Mail on the Patent Owner of U.S. Patent No. 9,111,608 at its correspondence address of record at the U.S. Patent and Trademark Office.

Counsel:

Rambus Inc.
c/o Ann Williams
4453 North First Street, Suite 100
San Jose, CA 95134
US

Patent Owner:

K.MIZRA LLC
777 Brickell Avenue
#500-96031
Miami, FL 33131
US

Date: 12/30/2025

By: /Melanie Murdock/
Melanie Murdock, Paralegal

Garlick & Markison
2025 Guadalupe Street, Suite 260
Austin, TX 78705