Lab 4 - ECE 421L
Authored
by Ronnie Moran, moranr1@unlv.nevada.edu
Today's
date: 9/27/23
Prelab:
![](Lab%20pictures/prelab1.PNG)
Here is the NMOS layout view:
![](Lab%20pictures/lab%20step2.png)
Here is the PMOS layout:
![](Lab%20pictures/lab%20step1.png)
Lab work:
Here is the schematic for ID v. VDS for the NMOS device for VGS varying from 0 to 5V in 1mV steps. Our width and length (W/L) = 6u/600n.
![](Lab%20pictures/labwork1.PNG)
Result:
![](Lab%20pictures/labresult1.PNG)
Here is the schematic ID v. VDS for the NMOS device for VGS varying from 0 to 2V in 1mV steps. Our width and length (W/L) = 6u/600n.
![](Lab%20pictures/labwork2.PNG)
Result:
![](Lab%20pictures/labresult2.png)
For this part of the lab it will be fairly similar to the NMOS
portion just with PMOS. We will be making a schematic for ID v. VSD of
a PMOS device and VSG will be varying from 0 to 5V in 1V steps while
VSD varies from 0 to 5V in 1mV steps. Our width and length (W/L) =
12u/600n.
![](Lab%20pictures/labwork3.png)
Result:
![](Lab%20pictures/labresult3.png)
This will be a schematic for ID v. VSG of a PMOS device for VSD = 100mV
where VSG varies from 0 to 2V in 1mV steps. Our width and length (W/L)
= 12u/600n.
![](Lab%20pictures/labwork4.PNG)
Result:
![](Lab%20pictures/labresult4.png)
In this part of the lab we will layout a 6u/600n NMOS device and connect all 4 of the MOSFET terminals to probe pads.
Here is the layout of the probe pab given from the lab4.zip
![](Lab%20pictures/labwork5.PNG)
Here is the layout of the NMOS connected to the probe pads.
![](Lab%20pictures/nmosprobepad.PNG)
NMOS layout zoomed in:
![](Lab%20pictures/nmoszoomed.png)
Here is the full layout view of the NMOS:
![](Lab%20pictures/nmosfulllayout.png)
DRC NMOS:
![](Lab%20pictures/nmosdrc.PNG)
Here is the PMOS connected to the probe pads.
![](Lab%20pictures/pmosprobepad.PNG)
PMOS layout zoomed in:
![](Lab%20pictures/pmoszoomed.png)
Here is the full layout of the PMOS
![](Lab%20pictures/pmosfulllayout.png)
PMOS DRC:
![](Lab%20pictures/pmosdrc.PNG)
I backed up work shown in the prelab steps.
Return to EE 421 Labs