Lab 2 - EE421L 

Damian Aceves Franco

acevesfr@unlv.nevada.edu

09/01/2021 

  

Design of a 10-bit digital-to-analog converter (DAC) 

Pre-lab work

 

up load lab2.zip to MobaxTerm and unzip 

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/step1.JPG

then check to see if the design directory is in the cds.lib if now type it and save

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/step2.JPG

now run virtuoso and open the schematic 

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/step3.JPG
http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/step4.JPG

then run ADE L

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/step5.JPG

     

The least significant bit (LSB) is determined my useing the equation 1LSB=(Vdd)/2^n. 

in this case the 1LSB is 5/2^10 = 4.88mV

       

****************************************************************************************************************************************************************************

       

In this lab we'll use n-well resistors to implement a 10-bit DAC.

     

Our design is based upon the topology seen in Fig. 30.14, below, in the CMOS book.

      

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c1.JPG
         
Desinging 10-Bit DAC using N-well Resistor of 10k
       
http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c2.JPG
             

Create a symbol

        

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c3.JPG

          

We are ready to start the fun. Next I created a new schematic and lined up the new symbol in the following manner to start making the DRC

         

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c4.JPG

         

Now we must remember to add a 10K resisitor at the bottom in between the symbol and gound 

         
http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c5.JPG
           

We then create a symbol again this time puting pins B0 to B9 on the left and out on the right

      

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c6.JPG

                 

Now that we have assembabled  the DAC we are ready to begin testing next, we are going to test by grounding all the inputs but B9 and looking at the output delay at 50% of the input

                   

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c7.JPGhttp://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c8.JPG

Now we compare the sim with the handcaluations we see that the they match. Yay!

           
Next we continue testing the made DAC with no load by Putting the made DAC in the schematic of the prelab in play of that DAC. Before running the sim in ADE I had to for the simulation to converge by going to in the ADE, Simulation -> Options -> Analog. And set the following values. We can see the output matches the output from the ideal DAC form the Prelab!
               
http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c9.JPGhttp://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c11.JPG
http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c10.JPG

                    

Next tesing with a 10K resistive load, and we should get half of the input voltage. Yay we do!

         

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c12.JPGhttp://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c13.JPG

                  

Then we next with a 10pF load and notice a lag of around 70ns

                   
http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c14.JPGhttp://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c15.JPG
               

And finally we test by put a in parallel a resistor and capaictor

           

http://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c16.JPGhttp://cmosedu.com/jbaker/courses/ee421L/f21/students/acevesfr/Labs/Lab%202/c17.JPG

                       
Conlusion
In conclusion these simulations showed that the made DAC was woking as expected. As we saw when there is no load there is a small lag but they are in phase. When only a resistive load is added to the DAC output is half the input voltage. When a capacitor is added to the DAC output is smoothed with a delay. Lastly when we have both a resistive and capacitor are on the load end the DAC output will experiance a slight lag with a reduced voltage.

Questions
The output becomes half of the input volage because the 10K load makes a volage divider at the output.

In a real circuit if the switch resistance was not small compared to R. Then the equivalent resistace of the DAC would not be R.Recaluating R would have to be done in order to have the right output.

             
Problems
I had to force the simluation because it would only output half the waveform
Solution
                 

Backed up work

 

return to labs