Lab 6 - ECE 421L
Authored
by Michael Villalba
villalb5@unlv.nevada.edu
1008445138,
10/20/2014
Design, Layout, and Simulatation of a CMOS NAND gate, XOR gate, and Full-Adder.
First
thing we are going to do is use the inverter that was created in Lab 5.
Also from Tutorial_4 we drafted a chematic of a NAND gate.
![nand_schm.png](nand_schm.png)
![nand_sym.png](nand_sym.png)
Then we have to ceate a Layout for the NAND gate
![nand_layout.png](nand_layout.png)
Then we have to extract the layout and perform an LVS to make sure they match
![nand_extract.png](nand_extract.png)
![nand_LVS.png](nand_LVS.png)
![nand_output.png](nand_output.png)
Then we have to create a schematic, symbol and layout for a XOR gate with 6u/0.6u MOSFET
![xor_schm.png](xor_schm.png)
![xor_sym.png](xor_sym.png)
Same
as the NAND gate we need to create a layout and extract the layer then
LVS to make sure it matches the schematic. This layout is more complex
than the NAND gate we created previously.
![xor_layout.png](xor_layout.png)
![xor_extract.png](xor_extract.png)
![xor_LVS.png](xor_LVS.png)
![xor_output.png](xor_output.png)
We
are now going to simulate all the gates we created to make sure they
work. the schematic used to simulate them can be seen below. We use
pulse A and pulse, B whos frequency is twice as fast as A to simulate
inputs 00,01,10,11
![sim_gates_schm.png](sim_gates_schm.png)
![sim_gates_spec.png](sim_gates_spec.png)
It
is important to realize there is a rise time and a fall time in this
switching between signals. If we look at around the 200 ns mark we can
see a glitch, that is because the numbers are in transition from 01 to
10 but what in between that time the computer is only reading 00,
so 0 or 0 is zero as seen in this glitch.
First thing to do is to create a schematic of the full-adder and then the symbol.
![fa_schm.png](fa_schm.png)
![fa_sym.2.png](fa_sym.2.png)
After
creating the schematic and symbol for the full-adder we then have to
create a layout, extract the layout and then LVS the schematic and
extract to make sure they match.
![fa_layout.png](fa_layout.png)
![fa_extract.png](fa_extract.png)
![fa_LVS.png](fa_LVS.png)
![fa_output.png](fa_output.png)
Last thing we have to do is simulate the full adder to make sure its complete.
![sim_fa_schm.png](sim_fa_schm.png)
![output_sim_fa.png](output_sim_fa.png)
Here is proof of me backing up my work
![backup.png](backup.png)
lab6 can be downloaded here
Return to Michael's Labs