

# OPERATION OF DIMM'S USING DDR4

---

ECG721 (Memory Circuit Design)

Vikas Vinayaka

April 24<sup>th</sup>, 2017


# Outline

- Computer memory organization
- DDR interface
- DDR4 advantages
- DDR4 techniques
- Types of DIMM
- The future

# Memory terminologies


- DDR – Double Data Rate
  - Data changes on both rising and falling edge
- SDRAM – Synchronous DRAM
  - An input clock dictates input and output of data compared to Asynchronous DRAM which is dependent on the internal latencies
- Memory bank
  - Collection of small DRAM arrays which has its own peripheral circuitry
- Memory configuration - x4, x8
  - Memory is arranged such that 4 bits (for x4) are read from columns at a time from separate memory arrays in the same chip

# Computer memory organization




# Computer memory packaging evolution

- Discrete DRAM memory chips
- SIMM (Single Inline Memory Module)
- DIMM (Dual Inline Memory Module)




# DDR interface block diagram

- Basic DDR SDRAM interface:



# Why DDR4?



- Low voltage leading to low power
- Higher data transfer speeds
- Higher module density
- Maximum theoretical capacity per DIMM of 512GiB

# DDR comparison

	<b>DDR1</b>	<b>DDR2</b>	<b>DDR3</b>	<b>DDR4</b>
<b>VDD [V]</b>	2.5	1.8	1.5	1.2
<b>Data Rate [bps/pin]</b>	200M~400M	400M~800M	800M~2.1G	1.6G~3.2G
<b>Pre-Fetch</b>	2 bit	4 bit	8 bit	8 bit
<b>STROBE</b>	Single DQS		Differential DQS, DQSB	
<b>Interface</b>	SSTL_2	SSTL_18	SSTL_15	POD_12
<b>New Feature</b>		<ul style="list-style-type: none"><li>▪ OCD calibration</li><li>▪ ODT</li></ul>	<ul style="list-style-type: none"><li>▪ Dynamic ODT</li><li>▪ ZQ calibration</li><li>▪ Write leveling</li></ul>	<ul style="list-style-type: none"><li>▪ CA parity</li><li>▪ DBI*, CRC*</li><li>▪ Gear down</li><li>▪ CAL* • PDA*</li><li>▪ FGREF * • TCAR*</li><li>▪ Bank grouping</li></ul>

\* DBI: Data bus inversion

\* CRC: Cyclic redundancy check



\* CAL: Command address latency

\* PDA: Per DRAM addressability

\* FGREF: Fine granularity refresh

\* TCAR: Temperature controlled array refresh

# DDR module physical comparison



- DDR4 modules feature a curved edge to help with insertion and alleviate stress on the PCB during memory insertion

# DDR4 speed grades

Standard name	Memory clock (MHz)	I/O bus clock (MHz)	Data rate (MT/s)	Module name	Peak transfer rate (MB/s)	Timings, CL-tRCD-tRP	CAS latency (ns)
DDR4-1600J*	200	800	1600	PC4-12800	12800	10-10-10	12.5
DDR4-1600K						11-11-11	13.75
DDR4-1600L						12-12-12	15
DDR4-1866L*	233.33	933.33	1866.67	PC4-14900	14933.33	12-12-12	12.857
DDR4-1866M						13-13-13	13.929
DDR4-1866N						14-14-14	15
DDR4-2133N*	266.67	1066.67	2133.33	PC4-17000	17066.67	14-14-14	13.125
DDR4-2133P						15-15-15	14.063
DDR4-2133R						16-16-16	15
DDR4-2400P*	300	1200	2400	PC4-19200	19200	15-15-15	12.5
DDR4-2400R						16-16-16	13.33
DDR4-2400U						18-18-18	15
DDR4-3200	400	1600	3200	PC4-25600	25600		

# DDR4 command set


Command	<u>CS</u>	BG1	BG0, BA1–0	<u>ACT</u>	A17	A16 <u>RAS</u>	A15 <u>CAS</u>	A14 <u>WE</u>	A13	A12	A11	A10	A9–0
Deselect (no operation)	H							X					
Active (activate): open a row	L		Bank	L									Row address
No operation	L		V	H	V	H	H	H					V
ZQ calibration	L		V	H	V	H	H	L					Long
Read (BC, burst chop)	L		Bank	H	V	H	L	H	V	BC	V	AP	Column
Write (AP, auto-precharge)	L		Bank	H	V	H	L	L	V	BC	V	AP	Column
Unassigned, reserved	L		L	H	V	L	H	H					L
Precharge all banks	L		V	H	V	L	H	L				H	V
Precharge one bank	L		Bank	H	V	L	H	L				L	V
Refresh	L		V	H	V	L	L	H					V
Mode register set (MR0–MR6)	L	L	Register	H	L	L	L	L	L				Data

Signal level (H, high · L, low · V, either low or high, a valid signal · X, irrelevant) · Logic level (Green Active · Red Inactive · Grey Not interpreted)

# DDR4 techniques for high-speed


- Prefetch/burst-length
- Bank groups
- Smaller row sizes eases bank switching

# Prefetch




- Number of data words fetched for a single column command
- Prefetch is used to increase the data input/output rate even when the core memory speed remains same

# Prefetch (DDR3)




- $t_{CCD}$  = Time between CAS to CAS commands

# Prefetch and Bank groups



- DDR4 has 8n prefetch but uses bank groups to increase throughput
- Data should be read/written to different bank groups alternately to take advantage of lower tCCD\_S

# Prefetch (DDR4)




- tCCD\_S = tCCD if data is prefetched from different bank groups
- tCCD\_L = tCCD if data is in same bank group

# Techniques for low power


- Reduced VDDQ (power supply voltage)
- POD12 (Pseudo Open Drain at 1.2V)
- DBI (Data Bus Inversion)
- Smaller row sizes reduces activation currents

# POD12 (Pseudo Open Drain 1.2V)




- POD enables reduced switching current when driving data since only 0's consume power
- Additional switching current savings can be realized with DBI enabled
- JEDEC JESD8-24 standard

# DBI (Data Bus Inversion)



- Adopted for power savings
- DQ inverted if the data byte contains more than 4 0's


# DDR4 SDRAM chip block diagram



Symbol	Parameter	Rating			Unit	Notes
		Min	Typ	Max		
V <sub>DD</sub>	Supply voltage	1.14	1.2	1.26	V	1, 2, 3, 4, 5
V <sub>DDQ</sub>	Supply voltage for output	1.14	1.2	1.26	V	1, 2, 6
V <sub>PP</sub>	Wordline supply voltage	2.375	2.5	2.750	V	7


# PCB microstrip transmission line

- DQ[x:0] and DQS should reach at the same time
- Any wire carrying an AC signal whose period is less than the propagation delay of the wire needs to be considered as a transmission line
- PCB microstrip signal speed = 2 inch/ns
- Target impedance for DDR4 microstrip transmission line is 100 to 120 ohms




# PCB trace length matching

Unmatched




BEFORE

Matched




AFTER

# DDR4 DIMM PCB



- 8 layer PCB
- 8 SDRAM chips
- FBGA footprint (Fine Pitch Ball Grid Array)




# Types of DDR4 DIMM modules

- Mainstream
    - UDIMM (Unbuffered DIMM)
    - LRDIMM (Load-reduced DIMM)
    - RDIMM (Registered DIMM)
    - FBDIMM (Fully-buffered DIMM)
    - NVDIMM (Non-volatile DIMM)
  - Physical sizes
    - DIMM
    - SODIMM (Small-outline DIMM)
    - VLP-DIMM (Very low profile DIMM)
    - Mini-DIMM
- 
- Buffered memory


# UDIMM (Unregistered DIMM)

- Regular DIMMs used in desktop computers
- Memory controller interfaces directly to SDRAM chips
- SPD (Serial Presence Detect) ROM provides information about the DIMM during power on self test




# RDIMM (Registered DIMM)

- Buffers command and address signals. Data signals connect unbuffered
- Contains RCD (Registering Clock Driver)
- More robust than UDIMMs
- ECC option available



# LRDIMM (Load-Reduced DIMM)

- Trades-off latency for capacity
- Buffers both data and command/address lines
- Contains RCD (Registering Clock Driver) and DB (Data Buffer) for distributed buffering of data
- ECC available



# FB-DIMM (Fully-Buffered DIMM)

- Scalable to very large memory sizes. Trades-off latency and speed
- Uses serial data link to transfer data
- Additional logic on DIMM converts serial to parallel
- JEDEC JESD206
- Used in servers



# NVDIMM (Non-volatile DIMM)

- DDR4 DIMMs can contain memory other than DRAM
- Called “Hybrid Memory Modules”
- JEDEC JESD248 standard for NAND backed DRAM
- Another example is Intel and Micron’s 3D Xpoint DDR4 DIMM
- Mainly used in servers



# DDR4 DIMM sizes

UDIMM/RDIMM/LRDIMM



SODIMM/  
SORDIMM



VLP-UDIMM/VLP-RDIMM



VLP-Mini UDIMM



# Implementing a DDR4 DIMM system

- JEDEC standards dictate almost all aspects of DDR4 system which ensures interoperability
- List of standards
  - JESD79-4 : DDR4 SDRAM specs
  - JESD8-24 : POD12
  - JESD82-32 : DB specs
  - JESD82-31 : RCD specs
  - JESD248 : NVDIMM specs
  - SPD4.1.2 : SPD specs
  - Etc...
- Ad-hoc standards such as DFI (DDR PHY Interface)




# Other types of DDR memory

- GDDR – Graphics DDR
  - Optimized for large bandwidth and soldered on board. Has large IO like x16/x32
  - Used in conjunction with GPUs
- LPDDR – Low Power DDR (also called Mobile DDR)
  - Optimized for low power consumption and used as PoP or SiP
  - Used in mobile devices

# The future

- DDR4 is the most cutting edge memory protocol standard to date (as of April 2017)
- DDR5 development in progress. JEDEC is working on the specification and plans to release in 2018 (estimated). DIMMs available for end user purchase in 2020
- Hybrid Memory Cube seeks to extend the life of DRAM by using stacked dies connected by TSVs
- Memory technologies like 3D Xpoint, PCM, RRAM etc. to be the successors (supposedly)



“That's all Folks!”

# References

- Micron DDR4 SDRAM MT40A1G4, MT40A512M8, MT40A256M16 datasheet
- ISSCC2013\_T2, Chulwoo Kim, "High-Bandwidth Memory Interface Design"
- JEDEC JESD79-4
- JEDEC JESD8-24
- [https://en.wikipedia.org/wiki/DDR4\\_SDRAM](https://en.wikipedia.org/wiki/DDR4_SDRAM)
- [https://en.wikipedia.org/wiki/Synchronous\\_dynamic\\_random-access\\_memory](https://en.wikipedia.org/wiki/Synchronous_dynamic_random-access_memory)
- <https://www.micron.com/products/dram/ddr3-to-ddr4>
- <https://www.synopsys.com/designware-ip/technical-bulletin/ddr4-bank-groups.html>
- [http://www.eetimes.com/document.asp?doc\\_id=1280577](http://www.eetimes.com/document.asp?doc_id=1280577)
- <http://frankdenneman.nl/2015/02/25/memory-deep-dive-ddr4/>
- <https://en.wikipedia.org/wiki/DIMM>
- [https://en.wikipedia.org/wiki/Memory\\_controller#SCRAMBLING](https://en.wikipedia.org/wiki/Memory_controller#SCRAMBLING)
- <http://www.anandtech.com/show/3851/everything-you-always-wanted-to-know-about-sdram-memory-but-were-afraid-to-ask/>
- [https://en.wikipedia.org/wiki/Registered\\_memory](https://en.wikipedia.org/wiki/Registered_memory)
- [https://en.wikipedia.org/wiki/Fully\\_Buffered\\_DIMM](https://en.wikipedia.org/wiki/Fully_Buffered_DIMM)
- [https://en.wikipedia.org/wiki/Northbridge\\_\(computing\)](https://en.wikipedia.org/wiki/Northbridge_(computing))
- <https://en.wikipedia.org/wiki/NVDIMM>

# QUESTIONS?