CMOS Analog Circuit Design

Developed by R. Jacob Baker University of Idaho

Video Tutorial Hardcopy Visuals



Lesson 1

CMOS Analog Modeling

Tutorial Visuals

_









Ĺ

DAH Vos KPp 10 DS = 5VVos - KHW) THN HP 65 2 VTHW VDS Z VLS- KATH Vos x P S Jothrerl. Ves VTHN

5 + Vos Ves SAturation I9 VOS = VOS-KAN VGS = 2Vtriade Vos= 1V regim Vos VOS < VGS - VTHW ohmic VOS = VTHN liven 10> VG HN Vas

auses effect Body VTHN to change. the ID= B (VGS - V/HW)2 K9 54 VSB=0

-1.1V= Vos J= .831 Vos $I_D = \frac{P}{2} \left(v_{s} - v_{s} \right)$ $\overleftarrow{I_D + i_d} = i_D$ DS VGS i_D Figure 9.1 Circuit used to determine the forward transconductance. +10 B (Vos + Vgs - V+HN) (1 62 = B (VOS + Vgs - VTHN) 9-= B (Vos + VTHW) = JZP IO



J in W Vin Ngs = g= (12) Vin VIBIO 14 165



٦

٦

Figure 9.3 Circuit used to determine the body-source transconductance.

 $id = 9 - b \cdot V_{5b}$ $9 - b = 9 - \cdot M$



Ē

Ľ

Ľ

Ē

C

Ľ

Ĺ

Ľ

L







Figure 9.5 Circuit used to determine output resistance of the MOSFET.





"(FPROM with to easy street to the one stories of both directly 2.9 years)"





Ē L Ľ Ľ L Ľ Ľ L

L

L

L

L

Lesson 2

Current Sources and Sinks I

Tutorial Visuals



Ves = Cors+ VDS SV 104A D 94A Same point $I_{D2} = I_o + M_2 \frac{W_2}{L_2} V_o$ $\frac{W_1}{L_1}$ M1 Et X VGS - VIII Schematic Figure 20.1 Th Ch. 9. -VSS Symbol Figure 20.1 The basic current mirror schematic and symbol. $T_D = \frac{KP}{2} \cdot \frac{W}{2} \left(V_{GS} - V_{THW} \right)^2$ for saturation VOS ZVOS - VTHN N = Vus - VTHN 2 370m2 1.2 - .83 $I_0 = 104A \implies \frac{10}{1} = \frac{154}{54}$





AV = VOS - VTHN 22 370-V

In = 1044 => 12 = 154



Figure Ex20.1

 $w_{1} = W_{2} = 15_{4}$ R = 380K









Figure 20.3 (a) The drain of M2 is at the same potential as the gate of M1 or M2 and (b) using this to bias M3. For biasing purposes, we treat M3 as if its gate were tied to the gates of M1 and M2.









VSD Z VSG - VTH HP $V_{3D} \ge \frac{27V}{2}$ $V_{0} < 2.5 - .29 = 2.21V$



VIS.S

Ē

L

L

Ĺ

Ľ

Ē





Lesson 3

Current Sources and Sinks II

Tutorial Visuals











 $4(T) = 4(T_0) \cdot (T_0)^{-1}$ $\kappa P(T) = \kappa P(T_0) \cdot (T_0)^{-1}$ $\kappa P(T) = \kappa P(T_0) \cdot (T_0)^{-1}$ 1.5

-1.5 TC KP = TR Kelvin -5,000 ppm $KP(T_{e}) = KP(T_{e})(1 + TCKP(T-T_{e}))$ RI(T) KP(To) TO RG $R(T) = R(T_0)$. (1+ TCR (T-TO)) 2,000 ppm TO R. ST Ex. TCR = 2/00



L____

L....

L






Figure 20.12. Strended pulse contranse of the cuirner printer in Fix, 20.1



Figure 20.12 Simulated pulse response of the current mirror in Ex. 20.1.



-





Figure 20.15 (a) Large device with a single contact and (b) its equivalent circuit. (c) Adding more contacts to reduce parasitic resistance.



Figure 20.16 (a) A parallel device with dummy strips, (b) the equivalent circuit and (c) undercutting.



Ę

C

Ľ

Ľ

_

_

Ē

Ľ

_



don't do this!



Π



Figure 20.14 Basic current mirror with differing values of drain to source voltages.

ben or gen hij in verste sku van plit eart met maare noorg is briege oor een state. Als vije konstaat envaals

21.57V 83=.37 1.2v VTHW=.37 VOS SV Figure 20.6 Blocking of the case of charact second resident in lower minimum voltages

7

7

7

٦

٦



Figure 20.6 Biasing of the cascode current source for lower minimum voltage across the current source (body effects neglected).

ID=== (VGS - 44)2 = # . ~ (DV)2 IO= 、学(DV)=学学:学:1(100) Iref I_{ref} $\Delta V + V_{THN}$ 741 $2\Delta V + V_{THN}$ $|I_o = I_{ref}$ M5 $\frac{M4}{\frac{W}{I}}$ ΔV • M3 $\frac{W1}{L}$ $\frac{M2}{\frac{W}{L}}$ Figure 20.26 A high-swing cascode current mirror. 4 (V65 - Krtha)2 DV = - (Vos - VT ·H~) VTHN + ZAV = Vos



Lesson 4

7

References I

Tutorial Visuals



VDD VDD VDD $\gtrsim R1$ $\leq R1$ M2 + R2 V_{ref} + M1 M1 Vref Figure 21.1 Implementation of voltage dividers in CMOS. require large layort area. NOSFET ONLY process & Te-p INSENSITIVE

BIAS I

L

L

-

_



MOSFET ONLY

shitish sea





-

-







٦

Figure 21.8 (a) Two possible operating points of self-biased circuit. (b) A startup circuit.





Figure 21.9 Layout (a) and cross-sectional view (b) of the parasitic pnp transistor available in an n-well CMOS process and (c) schematic representation of a minimum-size parasitic pnp, that is, emitter area of 6 µm by 6µm.









Ľ.,

Figure 21.11 Diode referenced self-biasing circuit.





_

Requires startup circuit

Figure 21.12 Thermal voltage referenced self-biasing circuit.

121 h == 2a-2b $V_{d_1} = NV_T$ $V_{d_2} = NV_T$ Itz Ts la

 $R = \frac{NVT \cdot h_{K}}{T}$ NK. l. K q. R I KT V- = SKT ST $=\frac{K}{q}=.08Sut}{Co}$ TC4 27,000 PPM co Ra-RS



References II

Tutorial Visuals



In K N·V-R Vas L.R + •

Requires

startup circuit





VEEF = (L·N· L.K) VT SVREF = L·N· L.K. 54 9

L.A. R.K = 23.5 .085

12 12 1=12

Number 31, 14 A brandess v Josef March 19











Figure 21.17 A 10 μ A reference using a transconductance multiplier self-biased reference.

VREF = VOSI $I = \frac{2}{R^2 B_1} \cdot \left(1 - \sqrt{\frac{1}{K}}\right)^2 =$ (VREF -VTHN)2. B, $V_{REF} = \frac{2}{R \cdot B_{1}} \left(1 - \frac{1}{V_{R}} \right) + \frac{1}{V + H_{N}}$ dvref = 2.4mv + 2 (1- +) $-2,000pmm + \frac{1.5}{T}$



Figure 21.18 Temperature characteristics of the beta multiplier voltage reference.

service association result of Ex. 21.5, during a status of a status source association and



Figure 21.19 Simulation results of Ex. 21.6, the design of a subthreshold current source.



TININ STRUCT




Amplifiers

Tutorial Visuals







Figure 22.1 The four active load configurations available in CMOS.

- Vin 61 = id. Not res. Indr res. inserter Nor Vin





able

John $v_{\tau} = -v_{gs}$ $i_d = g_{-}v_{gs}$ $-\frac{v_{T}}{i_{T}}$ Vinto source 31- 50 R Vin RILTO AND AND THE OWNER VIN









- 2 こ 921 S 9 (- VIN) is VDD M2 Vin M1 2 Vout *v_{gs}* + + VSS Figure 22.12 The common gate amplifier. 1/2-2 ۲. 1/2-2 NOUT -1 65 -2



Figure 22.13 Common source amplifier with current source load.



Speed 4

 $+V_i$

161

M1, 15/5

 $(V_{65}$ - A_{ν} ٨ NV. Subthreshold region 1,000 -100 10 ≻ 100 A 10 nA 0.1 A 10 A 1 A I_D Voltage gain of common source amplifier with current source load plotted against biasing current. Figure 22.15 II 9-10

Ĺ

Ē

Ľ

Ē

Ľ



501 = 10 112 + 50 110





102 102 1/mi UN 102 << 501

U VDD Bias3 -M4 Bias2 -Ro M3 Vout Bias1 19-2 Vin M1VSS Figure 22.20 Dual cascode amplifier. Ro 5 Ro _

BIAS classA VDD $\frac{dV}{dt} = \frac{I}{C_L}$ * $= C_L$ V_{in} V Figure 22.30 Common source amplifier with current source load. slew-rate limit





Setting the DC BiAs flowing in the 1) mitmz

Lesson 7

Differential Amplifiers

Tutorial Visuals







$$Y_{1} \rightarrow I_{1} \rightarrow I_{2} \rightarrow I_{2$$







Figure 24.5 DC sweep of the differential amplifier of Ex. 24.2.

00V =

Figure 24.6 Difforeation amplifier could

B1,2 Vost -Iss T ·Hu 51 VD M3 M4 M1 M2 VDD DV M6 M5 VSS Figure 24.6 Differential amplifier configuration used to determine input common-mode range. .55 VIMIN ßı -155

VOD

 \mathcal{V}_{II} 52 695 gan is = is = [12 9 = 9-1,2=9-1,2 VDD M4 M3 i_{d1} M1 idl $i_{d1} = -i_{d2}$ + v_1 Figure 24.8 Differential amplifier with AC currents shown. = Zid. (Payli roz) Voit g_ (roy liroz) w 9 = 12. B1,2. = 1 B.2 55

IT IT

-

1

-

-

-

T







Figure 24.18 Transfer characteristics of the diff-amp of Ex. 24.5.



Figure 24.20 Source cross-coupled differential amplifier, with current source loads.



Figure 24.26 Two parallel differential amplifiers used to increase input swing.



Emmer M.26. Two particle deferential amplifices association recease upor sound

Lesson 8

Op-amp Design I

Tutorial Visuals







Π







g-1. (roz 1100). 9-7 (roz 1100) AOL

٦

-





2TT (roz 11 roy) · Cc (1+1A21)

Cc



unity feedback factor.

|AOL·B| = 1 LAOL·B = 1 13gure 25.3 Ore = 180 • (1011+1) - A.L. B = 775

 $A_{OL} = 1$ $A_{OL} = 180$



٦

forgues 25.7 Circus configuration used to measure of en-loop print and increasion respi



Figure 25.7 Circuit configuration used to measure open-loop gain and frequency response.
-







Figure 25.9 Open-loop compensated op-amp of Fig. 25.3.





٦

Hypers 25.13 Open-freep gain and plana response of the ineplifier of Eq. 23.11 years zero shifter resistor. Phase compto a approximently 30.







Figure 25.14 Simulation results of op-amp shown in Fig. 25.11 showing systematic offset.







Figure 25.17 Circuit used to measure the slew rate of an op-amp.







Figure 25.22 Basic configuration of an OTA.









Figure 24 12 R. dr. studygeznicznow up 0773.

Lesson 9

Op-amp Design II

Tutorial Visuals













Figure 25.44 Biasing circuit for the op-amp of Fig. 25.43.



Figure 25.47 Output buffer for use with a folded-cascode OTA (unity gain).



the building and the statement of the

H --7 7



Figure 25.54 Formation of a differential output op-amp using two single-ended op-amps.







Figure 25.56 (a) Simple gain configuration using differential output op-amp and (b) the use of a common mode feedback circuit to adjust the common-mode output voltage.









Figure 25.68 Use of gain enhancement to increase cascode open-circuit gain.

Normally, Po = 9- ro2

with Gais-ENhave. Ro= goro. A



Figure 25.69 Fully differential folded-cascode OTA with gain enhancement.



Figure 25.70 Simulation results for the op-amp of Fig. 25.69.



AN AT AN A DOMESTIC IN ALL PROPERTY AND A DOMESTIC AND A DOMESTIC AND A DOMESTIC AND A DOMESTIC AND A DOMESTICAL AND A DOMEST

Lesson 10

Comparator Design

Tutorial Visuals











Figure 26.3 Preamplification stage of comparator.





igner-M.S. Premiphication wage of compared



7

-

Figure 26.5 Schematic of preamp and decision circuit.







ر ار



Servers 26.8 A self-binsing deficiential accelution need to the comparation or period



Figure 26.8 A self-biasing differential amplifier used as the comparator output buffer.




Figure 26.10 Use of a large MOSFET, M17, to level shift the output of the decision circuit.

Legel to millions gravit bits with sold of \$2.5 empty





Figure 26.12 DC characteristics of the comparator of Fig. 26.11 with -input connected to 2.5 V.



VDD = 5 V







