



# Ch. 9

# Mixed-Signal



$K \frac{100 \text{ MHz}}{8} = f_{s,new}$

Figure 9.1 Showing the clock signals used for time-interleaved sampling and the high-speed topologies discussed in this chapter.

1)

$$f_s \cdot K = f_{s, \text{new}}$$

$K_{\text{path}} \cdot \text{OSR}$

$$K_{\text{path}} \cdot K = \text{OSR}$$






Fig 9.1

Fig. 2.37




Switched-capacitor charging/discharging

Figure 9.2 Charging discharging a switched-capacitor.



2)



**Figure 9.3** Frequency response of the summing circuit (path filter) seen in Fig. 9.4.

3)

11110000 ←  
 10101010 ←







Figure 9.4 A topology for high-speed data conversion using mixed-signal techniques, the K-delta-1-sigma topology.


4)



**Figure 9.19** NTF and quantization noise spectrums of a first-order NS modulator clocked at 100 MHz with  $K_{avg} = 8$ .

5)





(a) 8 modulators in parallel

$$H(z) = v_{in}(z) \cdot z^{-1} + (1 - z^{-1}) \cdot V_{Qe}(f)$$




(b) Equivalent circuit


$$H(z^{K_{path}}) = v_{in}(z) \cdot z^{-K_{path}} + (1 - z^{-K_{path}}) \cdot V_{Qe}(f)$$

$z \rightarrow z^8$

poly graph



(c) Quantization noise for an 8-path topology clocked 100 MHz, compare to Fig. 9.19b.



(d) Modulation noise of 8-path topology above.




Figure 9.20 Eight modulators in parallel (a time-interleaved topology).

6)





Figure 9.23 Delay stage used in the ring oscillator, schematic and icon.



7)




Figure 9.28 Self-biased amplifier and icon.

8)