

EE 421 / ECG 621

Digital IC Design

Sept. 22, 2014

Lecture 8

N-well

M1

M2


M3

OVGL

PAD

VIA2

VIA = VIA1






Grounding the substrate




2 x 2

600n x 600n


Contact



2)




3)



p-select
ACTIVE
MI-P
MI
CONNECT
to
gnd


VDD!

4)



5)

polysilicon
is chunks
of
crystalline Si



b)