

Figure 30.30 Data converter S/H building block.

- To be added

$$Q_{I,F} = C_{I,F} (V_{in} - V_{an \pm Vos})$$

$$C_I (V_{an} - V_{an \pm Vos}) + C_F (V_{nT} - V_{an \pm Vos})$$

$$= C_I (V_{in} - V_{an \pm Vos}) + C_F (V_{in} - V_{an \pm Vos})$$

$$2C_I V_{in} \rightarrow -C_F V_{out} = 0$$

$$V_{out} = \frac{C_F \cdot 2 V_{in}}{C_I}$$




Figure 30.31 S/H differential topology from Ch. 25.

- To be added

$$V_{out} = V_{out+} - V_{out-}$$

$$V_{in} = V_{in+} - V_{in-}$$

$$2C_I(V_{in+} - V_{in-}) \neq C_F \cdot (V_{out+} - V_{out-})$$

$$C_I \cdot V_{in} + C_F \cdot V_{out+} - C_I \cdot V_{out+} - C_F \cdot V_{out-} = 0$$

$$C_I(-V_{in+} + V_{in}) + C_F(V_{out+} - V_{out-})$$

$$C_I(-V_{in-} + V_{in}) + C_F(V_{out-} - V_{out+}) = 0$$

Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com

$$C_F(V_{out+} - V_{out-})$$

$$(V_{out+} - V_{out-}) C_F$$




Figure 30.32 Block diagram for the S/H of Fig. 30.30.

- To be added

$$\begin{aligned}
 & C_I(v_{in}) - C_F v_{out} + C_F v_{in} = 0 \\
 & (C_I + C_F)v_{in} = C_F \cdot v_{out} \\
 & \frac{v_{out}}{v_{in}} = \left(1 + \frac{C_I}{C_F}\right)
 \end{aligned}$$

EQ. 30.50




Figure 30.34 Single-ended to differential S/H.

- To be added




Figure 30.38 Block diagram of a cyclic ADC.

- To be added





Figure 30.39 Implementation of the comparator with an S/H for use in a cyclic ADC.

- To be added





$$1 + \frac{C_I}{C_F}$$

$$\frac{C_I}{C_F} \cdot (V_{CI+} - V_{CI-})$$

$$\frac{3}{8}V_m \quad \frac{1}{2}V_m$$

$$.75 \quad .25$$

$$.5 = V_m$$

Figure 30.40 Implementing subtraction in the S/H.

- To be added






Figure 30.41 Block diagram of Fig. 30.30 with bottom plates of C_I tied to V_{CI} .

- To be added

$\frac{V_{DD}}{2}$




Figure 30.45 Transfer curve for the cyclic ADC (single-ended case).

- To be added

$$\begin{aligned}
 & \text{3-bit} \quad V_{DD} = 1 \\
 & V_{in} = \frac{1}{2} \\
 & 1_{LSB} = \frac{V_{DD}}{2^3} = \frac{1}{8} = 0.125V \\
 & \text{.4V} \quad \frac{b_2}{0} \quad \frac{b_1}{1} \quad \frac{b_0}{1} \\
 & \text{.8} \\
 & \underline{\text{-.5}} \quad \underline{.6} \\
 & \underline{\underline{.3 \times 2}}
 \end{aligned}$$

$$V_{in} = -0.1V$$


$$V_{in+} = 0.45$$

$$V_{in-} = 0.55$$

$$V_{in} = .2$$

$$V_{in+} = 0.6 = V_{in} + 100mV$$

$$V_{in-} = 0.4 = V_{in} - 100mV$$



$$\frac{V_{in}}{2} = 250mV$$

$$V_{in+} = 625mV$$

$$V_{in-} = 375mV$$

$$V_{in+} = 375mV \Rightarrow V_{in-} = 625mV$$

Figure 30.46 Transfer curve for the cyclic ADC when using fully-differential signals.

- To be added

$$V_{in} = -1$$

$$V_{in+} = 0$$

$$V_{in-} = VDD$$

$$V_{in} = +1$$

$$V_{in+} = 2VDD$$

$$V_{in-} = 0$$

$$\text{ADD } \frac{V_{in}}{2} (0.25) \times 2$$

$$250mV - 250mV = 0$$

$$V_{in+} = V_{in} =$$

$$\underbrace{(625 - 375)}_{250} + \underbrace{(375 - 625)}_{-250} = 0$$






Figure 30.49 Pipelined ADC based on the cyclic stages discussed in the last section.

- To be added





Single-ended input and output



Double-ended input and output

$00000 \rightarrow 0$
 $01111 \rightarrow 1$
 $11111 - VDD - 1LSB$

Figure 30.50 Transfer curves for using 1.5-bits per clock cycle.

- To be added

$$\begin{array}{r}
 11 \\
 01 \\
 01 \\
 01 \\
 \hline
 1111
 \end{array}$$

$$\begin{array}{r}
 00 \\
 01 \\
 01 \\
 01 \\
 \hline
 0111
 \end{array}$$

$$\begin{array}{r}
 01 \\
 01 \\
 01 \\
 01 \\
 \hline
 0111
 \end{array}$$

$$\begin{array}{r}
 00000 \\
 V_{ref+} = 750mV \\
 2n- = 250mV \\
 2n = V_n \\
 = 0.5V
 \end{array}$$

$$\begin{array}{r}
 1100 \\
 1101 \\
 1101 \\
 \hline
 0101
 \end{array}$$




Figure 30.53 Combining the outputs of the cyclic ADC when 1.5 bits/stage is used.

- To be added






Figure 30.51 Implementing comparators and MUX for 1.5 bits.

- To be added




Figure 30.54 S/H of Fig. 30.42 with mismatched capacitors.

- To be added