

30.1




Figure 30.1 Traditional current-mode R-2R DAC.





Figure 30.2 Traditional voltage-mode R-2R DAC.

• To be added

full output swing
 0 → VDD
 common mode voltage

$$V_{OS} = \frac{\Delta V_c}{C_{in} R}$$



Bad if common-mode voltage on op-amp inputs varies

MOSFET channel resistance should be $\ll 2R$

$$1 \text{ LSB} = \frac{V_{REF+} - V_{REF-}}{2^N}$$

(Assuming op-amp is in the follower configuration)

2)





Figure 30.3 Wide-swing current-mode R-2R DAC.

V_{REFP}
 $V_{REFM} + 1LSB$
 • To be added

$V_{REFP} - 1LSB$
 R



$$V_{REFP} - \frac{V_{REFP}}{2} - \frac{V_{REFM}}{2}$$

$I =$

$$I = \frac{V_{REFP} - V_{REFM}}{2R}$$

$$= \frac{-\frac{V_{REFP}}{2} + \frac{V_{REFM}}{2} + \frac{V_{REFP}}{2} + \frac{V_{REFM}}{2}}{2R}$$

$$-I \cdot R + \frac{V_{REFP} + V_{REFM}}{2}$$

3)

Table 30.1 Summary of experimental results.


	8-bit	10-bit	12-bit
DNL (LSB)	0.150	0.450	2.000
INL (LSB)	0.200	1.000	3.000
Settling time	200 ns		
Power	3.88 mW (driving a 1k load)		
Area (mm ²)	0.045		
$f_{clk,max}$	4 MHz		
Output swing	$0 < V_{out} < VDD (= 1.8 V)$		

- To be added



$$V_{OUT} = - \left(V_{REFm} - \frac{V_{REFP}}{2} - \frac{V_{REFm}}{2} \right) \cdot R + \frac{V_{REFP}}{2} + \frac{V_{REFm}}{2}$$


$V_{OUT} = V_{REFP}$



DNL Analysis:

$$\frac{V_{REFP} - V_{REF}}{2(R + \Delta R)}$$

5)




1
0
0
0
0
0
0
0
0

$$1 \text{ LSB} = \frac{V_{REFP} - V_{REFM}}{2^N} \left(1 - \frac{1}{2^N} \right)$$

6)

$$\Delta I =$$

$$\frac{V_{REF+} - V_{REF-}}{4(R - \Delta R)} - \frac{V_{REF+} - V_{REF-}}{4(R + \Delta R)}$$



ΔI

$$\frac{V_{REFP} - V_{REFM}}{z(2(R + \Delta R))} - \frac{V_{REFP} - V_{REFM}}{z(2(R - \Delta R))} + \frac{V_{REFP} - V_{REFM}}{z(2(R + \Delta R))} - \frac{V_{REFP} - V_{REFM}}{z(2(R - \Delta R))}$$

8)





Figure 30.5 Showing how currents sum into the feedback current.

- To be added

9)



- To be added

1023 → 1024
 2047 → 2048

Figure 30.6 Segmentation in a wide-swing R-2R DAC.

helps DNL but no help for INL

10)





Figure 30.7 Showing how an op-amp offset affects the DACs transfer curves.

- To be added



11)






Figure 30.8 Trimming circuit for DAC offset.

- To be added


12)




(a) DAC transfer curves before calibration. (b) DAC transfer curves after offset calibration

Figure 30.10 Showing how INL can be seen as an offset error.

- To be added



(a) DAC transfer curves with gain error.



(b) DAC transfer curves after offset calibration with gain error.

Figure 30.11 Showing gain error and how it can cause problems in an offset calibration.

- To be added




Figure 30.12 Trimming the output of the DAC using (a) current and (b) voltage.

- To be added

15)




Figure 30.13 Calibration scheme for 12-bit DAC.

Calibration code

- To be added

16)




Figure 30.14 Voltage-mode (5-bit) DAC without an op-amp.

- To be added




Figure 30.15 Example output for the 10-bit DAC in Ex. 30.1 showing settling time limitations.

- To be added




Figure 30.18 Basic cell used in a current-mode DAC.

- To be added




Figure 30.19 Implementation of a current-mode DAC.

- To be added




Figure 30.20 W-2W current mirror.

- To be added

21)