

29.2 part 2





Figure 29.32 Block diagram of a single-slope ADC.

$$I = C \frac{dV}{dT} \quad \frac{dV}{dI} = \frac{I}{C} = Ca \cdot ST$$

$$\frac{dV}{dT} = Ca \cdot ST$$

v.t

1)



$$f_{CLK} = \frac{1}{T_{CLK}}$$

$$\frac{I}{C} = \frac{V_{REF}}{RC}$$

$$0 \rightarrow 1023 \quad N = 10$$

total time for conversion

$$1023 \cdot T_{CLK}$$

$$2^N \cdot T_{CLK}$$

$$1LSB = \frac{V_{REF}}{2^N} = 10V$$




Figure 29.33 Single-slope ADC timing diagrams for (a) the comparator inputs and outputs and (b) the resulting counted pulses.

2)




Figure 29.34 Block diagram of a dual-slope ADC.

$$\frac{V_{REF} - V_{OS}}{R} \cdot t_1 = \frac{V_{IN} - V_{OS}}{R} \cdot t_2$$

$$\frac{V_{REF}}{V_{IN}} = \frac{t_2}{t_1} = \# \text{ of clock diff}$$

3)




Figure 29.35 Integration periods and counter output for two separate samples of a 3-bit dual-slope ADC.




Figure 29.36 Block diagram of the successive approximation ADC.






Figure 29.37 Binary search performed by a 3-bit successive approximation ADC for $D=101$.

Step	v_{IN}	$B_2B_1B_0$	$D_2D_1D_0$	V_{OUT}	Comp Out	$D_2D_1D_0$
T1	5.5	100	100	$1/2 V_{REF} = 4 \text{ V}$	0	100
T2	5.5	010	110	$(1/2+1/4)V_{REF} = 6 \text{ V}$	1	100
T3	5.5	001	101	$(1/2+1/8)V_{REF} = 5 \text{ V}$	0	101


(a)

Step	v_{IN}	$B_2B_1B_0$	$D'_2D'_1D'_0$	V_{OUT}	Comp Out	$D_2D_1D_0$
T1	2.5	100	100	$1/2 V_{REF} = 4 \text{ V}$	1	000
T2	2.5	010	010	$1/4 V_{REF} = 2 \text{ V}$	0	010
T3	2.5	001	011	$(1/4+1/8)V_{REF} = 3 \text{ V}$	1	010

(b)

Figure 29.38 Results from the 3-bit successive approximation ADC using (a) $v_{IN} = 5.5$ and (b) 2.5 V.





0 → -1 (11) 10 sec

1 → +1 (01)

-1 cup

-1/2 cup

-0 cup

10	
10	0
20	1
30	0
40	1
50	0
60	1


$$\frac{y(z)}{X(z)} = \frac{1}{N} (1 + z^{-1} + z^{-2} + \dots + z^{-n})$$

$$\text{AVG} = \frac{1}{2} \text{CUP} / 10\text{s}$$

$$X_1 + X_2 + X_3 + X_4 + X_5$$


$$\frac{0 + 1 + 1 + 0 + 1 + 1}{6} = \frac{2}{3}$$

$$H(z) = \frac{Y(z)}{X(z)} = \frac{1}{N} \left(\frac{1 + z^{-1} + z^{-2} + \dots + z^{-(N-1)}}{1 - z^{-1} + z^{-1} - z^{-2} + z^{-2} - z^{-3} + \dots} \right)$$




$$H(z) = \frac{1}{N} \frac{1 - z^{-N}}{1 - z^{-1}}$$

$z \rightarrow e^{j2\pi f/f_s}$



sample freq.
 $f_s = 0.1 \text{ Hz}$



9)






Figure 29.41 Typical block diagram for (a) Nyquist rate converters and (b) oversampling ADCs.




10)



Sigma Delta

Figure 29.43 Pulse-density output from a sigma-delta modulator for a sine wave input.



11)





Figure 29.44 A first-order sigma-delta modulator.



12)





Figure 29.45 A frequency domain model for the first-order sigma-delta modulator.

$$v_{NT} = Q_e + \frac{1}{s} (v_{in} - q) \xrightarrow{2\pi T}$$

$$v_{NT} \left(1 + \frac{1}{s}\right) = Q_e + \frac{1}{s} v_{in}$$

$$v_{NT} = v_{in} \cdot \underbrace{\frac{1}{1+s}}_{STF} + Q_e \cdot \underbrace{\frac{s}{1+s}}_{NTF}$$



V_{in}	V_{out}	Q_c
2	0	-2
1	0	-1
0	0	0
3	5	+2
3.42	5	1.58V

~~$$\frac{V_{LSD}}{\sqrt{12}} = \frac{Q_c^2}{f_s}$$~~

14)




Figure 29.46 Frequency response of the first-order sigma-delta modulator.




Figure 29.47 Implementation of a first-order sigma-delta modulator using a switched capacitor integrator.

16)

k	$v_a(kT)$	$v_u(kT)$	$v_q(kT) = v_y(kT)$	$Q_e(kT)$	$\overline{v_q(kT)}$
0	-0.6	0.1	1.0	0.9	1.0
1	1.4	-0.5	-1.0	-0.5	0
2	-0.6	0.9	1.0	0.1	0.333
3	-0.6	0.3	1.0	0.7	0.50
4	1.4	-0.3	-1.0	-0.7	0.20
5	-0.6	1.1	1.0	-0.1	0.333
6	-0.6	0.5	1.0	0.5	0.429
7	1.4	-0.1	-1.0	-0.9	0.25
8	-0.6	1.3	1.0	-0.3	0.333
9	-0.6	0.7	1.0	0.3	<u>0.40</u>

Figure 29.48 Data from the first-order $\Sigma\Delta$ modulator.

17)