

# Sec. 26.4

30:07








Figure 26.49 Generating nonoverlapping clocks for SC circuits.





**Figure 26.52** Biasing circuit for the op-amp developed in this section.





**Figure 26.53** Diff-amp used with the bias circuit of Fig. 26.52.




Figure 26.54 First-stage diff-amp with SC CMFB.









Figure 26.56 Output buffer and CMFB.



**Figure 26.58** Simulating the operation of the op-amp formed with the diff-amp in Fig. 26.54 and buffer in Fig. 26.56.

Sample & Hold





**Figure 26.63** Modifying the diff-amp seen in Fig. 26.53 for wider swing operation.

8)