

Sec. 26.4




Figure 26.49 Generating nonoverlapping clocks for SC circuits.




Figure 26.50 A switched-capacitor CMFB circuit (see Fig. 26.16).
Switches implemented with transmission gates.

2)





Figure 26.52 Biasing circuit for the op-amp developed in this section.






Figure 26.53 Diff-amp used with the bias circuit of Fig. 26.52.

4)





Figure 26.54 First-stage diff-amp with SC CMFB.







Figure 26.56 Output buffer and CMFB.




Figure 26.58 Simulating the operation of the op-amp formed with the diff-amp in Fig. 26.54 and buffer in Fig. 26.56.

sample & hold

