



26.3

TABLE 9.2





$g_{m,ro} \approx 25$



$L=1 \quad g_{ro} < 5$

$r_{op} \approx 25k$

$r_{on} \approx 25k$




$g_p \approx 125 \mu A/V$

$g_{mN} = 175 \mu A/V$

Figure 26.18 Characteristics of NMOS (10/1) and PMOS (20/1) devices.


11

NMOS are 10/1  
 PMOS are 20/1  
 Bias circuit in Fig. 26.3



Note separate diff-amp connections.

Figure 26.19 Fully-differential cascode diff-amp.



2)






Figure 26.20 Varying the common-mode voltage and looking at the output.

3)



$$A_V = \frac{d(v_{OP} - v_{OM})}{dV_{IN}}$$

*v<sub>o</sub>*

$$= \frac{d}{dV_{IN}} (v_{OP} - v_{OM})$$







Figure 26.21 DC behavior and gain of the diff-amp in Fig. 26.19.

4)



NMOS are 10/1  
 PMOS are 20/1  
 Bias circuit in Fig. 26.3

Figure 26.22 Basic two-stage op-amp without CMFB.



5)









Figure 26.23 DC behavior and gain of the op-amp in Fig. 26.22.

6)



**Figure 26.24** Step response of the op-amp in Fig. 26.22 driving 250 fF load capacitors and 20k feedback resistors.





**Figure 26.25** A sample-and-hold circuit. Notice how the output common-mode voltage is wandering.

8)







Figure 26.26 Modifying the op-amp for a CMFB input signal.





**Figure 26.27** The CMFB input to output relationship. The gain is approximately 25 (considerably less than the forward differential gain).

$\frac{V_{op} + V_{om}}{2}$




Figure 26.28 Gains of CMFB amplifiers.










Figure 26.30 Simulating the operation of the op-amp in Fig. 26.29.

see sim

13)



**Figure 26.31** Output buffer used in the op-amp of Fig. 26.29.








Figure 26.33 Op-amp with modified output buffer.



*NOT the best solution*

16)




**Figure 26.34** Resimulating the op-amp in Fig. 26.33 in the configuration seen in Fig. 26.23.





**Figure 26.35** Regenerating the simulation results using the topology in Fig. 26.24 with the op-amp in Fig. 26.33.




**Figure 26.36** Using the op-amp in Fig. 26.33 in the sample-and-hold circuit of Fig. 26.25. Figure shows the outputs of the op-amp.

*no drift*

19)





**Figure 26.40** Making the op-amp more practical.

21)




Figure 26.42 Adding gain-enhancement to the op-amp.

GAN ENHANCEMENT  
 BOOST ENHANCEMENT

22)




Figure 26.43 Providing CMFB through just the output buffer. Using an amplifier with triode-operating MOSFETs for CMFB (good).

23)