




Figure 20.43 General biasing circuit for long-channel CMOS design using the data in Table 9.1




Bias voltages come from Fig. 20.43 (long-channel parameters in Table 9.1).

**Figure 20.44** How cascode currents are biased and how they operate.



(a)




(b) Folded cascode structure

Bias voltages come from Fig. 20.43 (long-channel parameters in Table 9.1). All NMO $\tilde{S}$  are 10/2, while all PMOS are 30/2.

**Figure 20.45** Using a folded cascode structure to make sure that the current sourced by the PMOS equals the current sourced by the NMO $\tilde{S}$ .


*folded cascode  
is important  
for design!*

*Folded cascode*




Bias voltages come from Fig. 20.43 (long-channel parameters in Table 9.1). All unlabeled NMOS are  $10/2$ , while all unlabeled PMOS are  $30/2$ .

**Figure 20.46** Stealing current from the folded cascode structure.





Unlabeled NMOS are 50/2.  
Unlabeled PMOS are 100/2.  
See Table 9.2.



**Figure 20.47** General biasing circuit for short-channel design using the data in Table 9.2.

5)



$\frac{1}{25} \frac{W}{L}$   
 $V_{DD} = 1V$   
 small ( $\approx 10\%$ )  
 compliance range.

Bias voltages come from Fig. 20.47 (short-channel parameters in Table 9.2).

Figure 20.48 Cascode current sources operating in a short-channel process.

