

NN. 4, 2015 Delgy-Locked 100ps (DLLs) Memory circuit CMOSedu.com



2)



Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com




Figure 19.54 Self-correcting PD output for various inputs (assuming input data is a string of alternating ones and zeros).





Figure 19.56 Implementation of a fully differential VCDL.






Figure 19.55 (a) VCDL made using inverter delay cells and (b) possible delay cells.







Figure 19.57 A differential delay element based on a voltage-controlled resistor. The bias circuit adjusts the value of the resistors used in the delay elements to sink the current sourced by the p-channel MOSFETs.





PMOS self-biased diff-amp of Fig. 18.21 without the inverter on its output.

Figure 19.58 Bias circuit for a 500 ps delay line.






Figure 19.59 The performance of the bias circuit in Fig. 19.58.




Figure 19.60 Lowering the current range in the bias circuit.

