


Lecture 20




NOV. 4, 2015

Delay-Locked Loops (DLLs)

ELG 721

Memory circuit
Design








Figure 19.53 Block diagram of a delay-locked loop.

$$\phi_{OUT} = \phi_{in} + \frac{2\pi}{T_{clock}}$$

$$t_o = K_V \cdot V_{in del}$$

$$V_{in del} = \phi_{out} \cdot K_F \cdot K_D, \quad \frac{d\phi}{d\phi_{in}} = \frac{1}{1 - K_D K_V K_F \cdot \omega_{clock}}$$




Figure 19.54 Self-correcting PD output for various inputs (assuming input data is a string of alternating ones and zeros).





Figure 19.56 Implementation of a fully differential VCDL.








Figure 19.55 (a) VCDL made using inverter delay cells and (b) possible delay cells.





Figure 19.57 A differential delay element based on a voltage-controlled resistor. The bias circuit adjusts the value of the resistors used in the delay elements to sink the current sourced by the p-channel MOSFETs.







Figure 19.59 The performance of the bias circuit in Fig. 19.58.




Figure 19.60 Lowering the current range in the bias circuit.