
NOVEMBER 2, 2015 Lecture 19 EG6-721 Memory circuit Design 19.4 System Considerations

UNIV ELECTRICAL & COMPUTER ENGINEERING



Astortion 1855 Representation of a system with input and output.

$$y(t) = \chi(t-td) \cdot K$$

$$y(t) = \chi(t-td) \cdot K$$

$$y(t) = \chi(t-td) \cdot K$$

$$y(t) = \chi(t) \cdot (\chi(t)) = \chi(t)$$

$$y(t) = \chi(t) \cdot (\chi(t)) = \chi(t)$$

$$|\chi(t)| = |\chi(t)| = |\chi(t)|$$

$$|\chi(t)| = |\chi(t)| = |\chi(t)|$$

Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com







Figure 19.41 Magnitude and phase response of a distortionless system.












Figure 19.44 Data transmission formats.



Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com




Figure 19.45 The problems of using clock without the divide by 2 to lock on data.






Figure 19.46 Problems trying to lock on a data stream that is one-half the dclock frequency.







Figure 19.47 Detecting the edges in NRZ data.






Figure 19.48 Clock-recovery circuit for NRZ using an edge detector. Note that the DPLL is in lock, when the rising edge of clock is centered on the edge output pulse.




Figure 19.49 The PD (Hogge) portion of a self-correcting, clock-recovery circuit in lock.



self-correctivs




Figure 19.50 (a) Possible loop filter used in a self-correcting (Hogge) DPLL and (b) waveforms when the loop is not in lock and the clock leads the center of the data.



Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com




Figure 19.51 (a) Idealized view of clock and data without jitter and (b) with jitter.



Jitter






Figure 19.52 Self-correcting PD with charge pump output.

