


Lecture 16 ECG 721

OCT. 21, 2015

Ch. 19 Digital PLLs

Phase-Locked Loop






Figure 19.1 Block diagram of a communication system using a DPLL for the generation of a clock signal.

NRZ

16bit/s

Clock & data recovery (CDR)






Figure 19.3 Block diagram of a digital phase-locked loop.



$$\theta = \frac{\Delta t}{T} \cdot 2\pi = \frac{\theta_{clock}}{2}$$



data	dclock	Out
0	0	0
0	1	1
1	0	1
1	1	0






Figure 19.4 Operation of the XOR phase detector.



$$\theta = \frac{\Delta t}{T} \cdot 2\pi$$







Figure 19.5 How the filtered output of the phase detector becomes $V_{DD}/2$.






Figure 19.6 Output frequency of VCO versus input control voltage.

XOR





Figure 19.7 Possible XOR phase-detector inputs and the resulting output.



8)







Figure 19.8 XOR PD output for various inputs (assuming input data are a string of alternating ones and zeros).



Handwritten calculation: $\Delta\phi = 0 - (-\pi) = \pi$

a)






Figure 19.9 Average output voltage of phase detector during acquisition.



10)





Figure 19.10 Phase frequency detector (PFD).



11)





Figure 19.12 (a) Tri-state and (b) charge pump outputs of the PFD.








Figure 19.13 Loop filters for (a) tristate output and (b) charge-pump output.

$$\frac{V_{inVCO}}{V_{PDtri}} = KF = \frac{R_2 + \frac{1}{j\omega C}}{R_1 + R_2 + \frac{1}{j\omega C}} = \frac{1 + j\omega C R_2}{1 + j\omega C (R_1 + R_2)}$$

K_{PD} K_{VCO} KF $\beta = \frac{1}{N}$

$$\frac{V_{inVCO}}{I_{PDI}} = R + \frac{1}{j\omega C}$$



14)