




ECG 721 Memory

Sept. 2, 2015 CIRCUIT .  
Lecture 4






**Figure 16.16** The folded array is formed by taking the open array architecture (open book) topology seen in Fig. 16.6 and "closing the book," that is, folding array 1 on top of array 0. Note that the bold lines indicate the bitlines from array 1 in the newly formed array.




**Figure 16.17** How a memory cell is located at every other intersection of a row line and a column line in a folded-area architecture.



Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com


3)



**Figure 16.18** Two mbits sharing a contact to the bit line.


4)

$F$  is feature size, which is half the bit line pitch; that is,  $F = \text{pitch}/2$ .




**Figure 16.19** Layout of mbit used in an open bit line configuration.






**Figure 16.20** The mbit pair used for a folded architecture.



**Figure 16.21** Folded architecture layout and cell size.

Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com



**Figure 16.22** Cross-sectional view of a trench capacitor cell.

8)

Figures from CMOS Circuit Design, Layout, and Simulation, Copyright Wiley-IEEE, CMOSedu.com




Figure 16.23 Cross-sectional view of a buried capacitor cell.

*Cap under b. line*

*COP  
er*


$$Q = CV$$


$$\left(V_{\text{ubit}} - \frac{V_{\text{DD}}}{2}\right) C_{\text{ubit}} + V_{\text{init}} \cdot C_{\text{col}} =$$

$C_{\text{col}}$   
 $= C_{\text{ubit}}$   
 $V_{\text{DD}}/2$

$$\left(V_f - \frac{V_{\text{DD}}}{2}\right) C_{\text{ubit}} + V_f \cdot C_{\text{col}}$$

Figure 16.24 Holding the capacitor's common plate at  $V_{\text{DD}}/2$  to minimize oxide stress.





RD Row decoder and driver circuitry

SA Sense amplifier and column decoder circuitry.

Figure 16.25 A 16-Mbit array block.

