


The Pass Gate





Gate at ground
Switch is off

AT VDD
Switch is on

Equivalent


Nmos passes a "0" well
BUT NOT a "1"






$V_{SG} > V_{THP}$

PMOS passes a "1" well





$V_{SG} = V_S - V_G = V_{THP}$



Transmission gate, TG passes 1 & 0 well

2)


NMOS, PG



3)



Delay through PGs

$\Delta C_{\text{ox}} = \text{at gate C}$



$$t_{\text{delay}} = 0.7 R_n \left(C_L + \frac{C_{\text{ox}}}{2} \right)$$
$$\approx 0.7 R_n \cdot C_L$$



4)



$$t_d = 0.7 \cdot 3.4k \cdot 50fF$$


$$= 120 pS$$

5)




$$t_d = 0.7(R_n || R_p) \cdot C_L$$

Delay through long string of PGs





$l = \# \text{ of stages}$



$$t_d = 0.35 \cdot R_n \cdot C_{ox} \cdot l^2 + 0.7 \cdot l R_n \cdot C_L$$





8)

COMPENSATED SCOPE PROBE

probe tip

CABLE

10:1

9 MEG


75 pF

1 MEG

15 pF




1V
tip



SCOPE INPUT
100 mV

1 Z



tip

10 MEG

10 pF

Sec. 10.3

$$\frac{V_{INPUT}}{tip} = \frac{1}{10}$$

37:31

9)