



JEDEC



LAYOUT



Cross-sectional View



LAYOUT



Cross-sectional

Figure 1.1 Flowchart for the CMOS IC design process.

Dec. 5, 1967

F. M. WANLASS

3,356,858

LOW STAND-BY POWER COMPLEMENTARY FIELD EFFECT CIRCUITRY

Filed June 18, 1963

5 Sheets-Sheet 2

Fig. 2





Fig. 2A

INVENTOR,
FRANK M. WANLASS

BY

Supplement, Falls & Henderson
ATTORNEYS

3)

Dec. 5, 1967

F. M. WANLASS

3,356,858

LOW STAND-BY POWER COMPLEMENTARY FIELD EFFECT CIRCUITRY

Filed June 18, 1963

5 Sheets-Sheet 3









Fig. 5A

Fig. 5B

INVENTOR.
FRANK M. WANLASS

BY

Supernett, Fallis & Henderson

ATTORNEYS

DO
CMOS
INVERTER

4)