

CURRENT-MODE PHOTON-COUNTING CIRCUIT WITH SIGE BICMOS INPUT STAGE

by

Gonzalo G. Arteaga

Bachelor of Science in Electrical Engineering

University of Nevada, Las Vegas

2018

A thesis submitted in partial fulfillment

of the requirements for the

Master of Science in Engineering - Electrical Engineering

Department of Electrical and Computer Engineering

Howard R. Hughes College of Engineering

The Graduate College

University of Nevada, Las Vegas

December 2020

© Gonzalo G. Arteaga, 2020

All Rights Reserved

Abstract

Continued advances in photodetector technology have helped improve the imaging capabilities of LiDAR systems or other time-of-flight imaging efforts. As a major part of the receiver within a LiDAR system, the photodetector can offer features such as faster rise times, narrower pulse widths, or larger gains to help achieve greater timing resolution or sensitivity to faint light levels. These benefits, however, are contingent on the ability of the accompanying readout circuit to reliably process the fast, electrical signals generated by the photodetector. While common front-end circuits involve the use of feedback amplifiers, their stability can become a major concern at higher frequencies. In pursuit of an alternative topology, this thesis investigates the design of a current-mode photon-counting circuit for LiDAR applications.

In this effort, four test circuits were explored which were based on the concept of a current comparator. The proposed circuit would compare the photodetector current signal with that of an adjustable reference current and generate a 1.8-V digital signal whenever one current magnitude exceeded the other. The design, simulation, and layout of the circuits were done using a 180-nm SiGe BiCMOS process, and the photodetector of interest was a microchannel plate photomultiplier tube (MCP-PMT). To interface with the photodetector, the designs feature a BiCMOS regulated cascode (RGC) input stage which provides a low input impedance of about 2-ohms up to 500-MHz or, when used with a 47-ohm in-series matching resistor, about 50-ohms up to 2-GHz. The circuits can detect typical signals from the detector which include pulses that are 300-ps FWHM wide with a minimum height of 8- μ A at count rates up to 1-GHz. The corresponding output pulses from the designs had a delay which ranged from 0.9 to 1.2-ns. Each circuit had a static power consumption no more than 5.5-mW/ch with an anticipated dynamic power consumption substantially less than the target of 20-mW/ch.

Initial test results on the fabricated chip confirmed the basic function of the test circuits using lower frequency signals with amplitudes near 300- μ A. Further testing will, however, be necessary to fully characterize the designs and to see how viable the proposed designs are for the intended application.

Acknowledgments

Many thanks to Dr. Baker for being a fantastic teacher and a positive role model for me throughout my time as a student at UNLV. I'd like to thank the members on my advisory committee — Dr. Stubberud, Dr. Saberinia, and Dr. Kaseko — for their impact on my education. Thanks to my contemporaries which have provided help and support in the work of this thesis: Sachin Namboodiri, Jason Silic, James Skelly, David Santiago, Fransico Mata-carlos, and Daniel Senda. Special thanks to Angsuman Roy for inspiring me to pursue a master's degree when I was a reluctant undergrad and for being a positive role model with valuable insights into life and engineering. Thanks to all the students within the Baker research group with whom I have had the pleasure of meeting and being friends with. Among these, special thanks to Shadden Abdalla, Bryan Kerstetter, James Mellot, Eric Monahan, Vikas Vinayaka, as well as those already mentioned above. Finally, I'd also like to acknowledge the consistent support and encouragement from my family, especially from my mother, father, and brother.

Table of contents

Abstract	iii
Acknowledgments	iv
Table of contents	v
List of Tables	viii
List of Figures	ix
Chapter 1: Introduction.....	1
1.1. Thesis organization.....	6
Chapter 2: Current comparison stage	7
2.1. Original current comparator design	7
2.2. Adding a class-AB source follower	9
2.3. Circuit simulations.....	10
2.4. Shortcomings.....	13
Chapter 3: Current buffer stage	14
3.1. Overview of Circuit.....	14
3.2. Function of the reference current	15
3.3. Regulated cascode input	16
3.4. Current mirror selection	19
3.5. Biasing circuit.....	20
3.6. Note on circuit operation.....	21
Chapter 4: Circuit designs 1 and 2.....	22
4.1. Current comparator design 1	22
4.2. Design 1: simulations.....	23

4.2.1	DC simulation: Switching point.....	23
4.2.2	Transient simulation: Delay time vs Input current amplitude	24
4.2.3	Transient simulation: Response to a detector pulse	26
4.3.	Physical layout: Circuit design 1	29
4.4.	Current comparator design 2.....	30
4.5.	Design 2: Simulations	32
4.5.1	DC simulation: Switching point.....	32
4.5.2	Transient simulation: Delay time vs Input current amplitude	33
4.5.3	Transient simulation: Response to detector pulse	34
4.6.	Physical Layout: Circuit design 2.....	37
Chapter 5:	Circuit designs 3 and 4.....	38
5.1.	Differential variant.....	38
5.1.1	Current buffer modification.....	39
5.1.2	Comparison stage modification.....	39
5.1.3	Differential voltage amplification stage	40
5.2.	Current comparator design 3 and simulations.....	42
5.2.1	DC simulation: Switching point.....	43
5.2.2	Transient simulation: Delay time vs Input current amplitude	43
5.2.3	Transient simulation: Response to detector pulse	44
5.3.	Physical layout: Design 3	47
5.4.	Current comparator design 4 and simulations.....	48
5.4.1	DC simulation: Switching point.....	48
5.4.2	Transient simulation: Delay time vs Input current amplitude	49

5.4.3	Transient simulation: Response to detector pulse	49
5.5.	Physical layout: Design 4	52
Chapter 6:	Test chip design and layout	53
6.1.	Test chip #1	53
6.1.1	Digital output buffer design	56
6.2.	Test chip #2	57
Chapter 7:	Testing.....	60
7.1.	PCB Design	60
7.2.	Response to input square wave	61
7.2.1	Current comparator design 2	62
7.2.2	Current comparator designs 3 and 4.....	64
7.3.	Future testing with faster pulses	68
Chapter 8:	Conclusion.....	69
Appendix A:	Average dynamic power consumption	71
References	73
Curriculum Vitae	75

List of Tables

Table 1.1: Target design specifications	5
Table 4.1: Table of device sizes for schematic of Figure 4.1.....	22
Table 4.2: Summary of simulation results for current comparator design 1	29
Table 4.3: Device sizes for schematic of Figure 4.12.....	30
Table 4.4: Summary of simulation results for design 2.....	36
Table 5.1: Device sizes for the circuits in Figure 5.3.	40
Table 5.2: Device and resistor sizes for the schematic in Figure 5.4	41
Table 5.3: Summary of simulation results for design 3.....	46
Table 5.4: Summary of simulation results for design 4.....	52
Table 8.1: Summary of simulation results.....	70

List of Figures

Figure 1.1: Basic principle behind LiDAR	1
Figure 1.2: Transimpedance amplifier with photodetector model.....	2
Figure 1.3: Current mirror comparator	3
Figure 1.4: Block diagram of readout circuit	4
Figure 2.1: Schematic of original current comparator.....	7
Figure 2.2: Diagram showing states of the current comparator from figure 2.1	8
Figure 2.3: Current comparators with class-AB source followers.....	10
Figure 2.4: Transient response of a current comparator using the topology from Figure 2.1	11
Figure 2.5: Transient response of a current comparator using the topology from Figure 2.3(a).....	11
Figure 2.6: Output voltage swing versus bias current for the circuit in Figure 2.3(a).....	12
Figure 3.1: Current buffer stage schematic with annotated currents.....	14
Figure 3.2: Plot of the input current and the difference current	15
Figure 3.3: Schematic view of the RGC input configuration	16
Figure 3.4: RGC input impedance simulation	17
Figure 3.5: Visual aid for the input impedance simulation shown in Figure 3.4.....	18
Figure 3.6: Simple model of photodetector and part of the front-end circuit.....	18
Figure 3.7: Schematic view of current buffer biasing circuit	21
Figure 4.1: Schematic view of current comparator design 1.....	22
Figure 4.2: Schematic used to perform DC simulations on the current comparator.....	23
Figure 4.3: DC simulation results for current comparator design 1.	24
Figure 4.4: Schematic used to measure the delay between input and output pulse edge.	24
Figure 4.5: Sample simulation showing the measurement of the current comparator's delay time	25
Figure 4.6: Delay vs input current amplitude for design 1	25
Figure 4.7: Schematic used to simulate the response to a detector pulse.....	26
Figure 4.8: Simulation showing response to minimum input pulse for design 1.....	27
Figure 4.9: Simulation showing response to train of pulses at 1-GHz for design 1	28

Figure 4.10: Simulation response to an alternating train of 10- μ A and 105- μ A pulses at 1-GHz for design 1	28
Figure 4.11: Layout view of current comparator design 1 minus the digital output buffer.	30
Figure 4.12: Schematic view of test circuit design 2.....	31
Figure 4.13: Biasing circuit for the comparison stage of current comparator design 2	32
Figure 4.14: DC simulation results for current comparator design 2.	33
Figure 4.15: Delay vs Input current amplitude for designs 1 and 2	34
Figure 4.16: Simulation showing response to minimum input pulse for design 2.....	35
Figure 4.17: Simulation showing response to train of pulses at 770-MHz for design 2.....	35
Figure 4.18: Response to an alternating train of 10- μ A and 105- μ A pulses at 690-MHz for design 2.....	36
Figure 4.19: Layout view of current comparator design 2.....	37
Figure 5.1: Block diagram of differential current comparator variant.....	38
Figure 5.2: Schematic view of the current buffer stage for the differential variants.....	39
Figure 5.3: Current comparison stages for the differential variants.....	40
Figure 5.4: Schematic view of differential amplifier	41
Figure 5.5: Open-loop frequency response of the differential amplifier.....	42
Figure 5.6: Schematic view of current comparator design 3.....	42
Figure 5.7: DC simulation results for current comparator design 3.	43
Figure 5.8: Delay vs Input current amplitude for designs 1-3	44
Figure 5.9: Simulation showing response to minimum input pulse for design 3.....	45
Figure 5.10: Simulation showing response to train of pulses at 1-GHz for design 3.....	45
Figure 5.11: Response to an alternating train of 10- μ A and 105- μ A pulses at 833-MHz for design 3.....	46
Figure 5.12: Layout view of current comparator design 3 implemented in the first test chip.....	47
Figure 5.13: Layout view of design 3 implemented in the second test chip.	47
Figure 5.14: Schematic view of current comparator design 4.....	48
Figure 5.15: DC simulation results for current comparator design 4.	49
Figure 5.16: Delay vs Input current amplitude for designs 1-4	50
Figure 5.17: Simulation showing response to minimum input pulse for design 4.....	50

Figure 5.18: Simulation showing response to train of pulses at 1-GHz for design 4	51
Figure 5.19: Response to an alternating train of 10- μ A and 105- μ A pulses at 660-MHz for design 4	51
Figure 5.20: Layout view of current comparator design 4	52
Figure 6.1: Layout view of the first chip.	54
Figure 6.2: Micrograph of the first test chip.....	55
Figure 6.3: Schematic view of digital output buffer	56
Figure 6.4: Layout view of the second chip.....	57
Figure 6.5: Zoomed-in view of the bottom-left corner of the second chip.....	58
Figure 6.6: Schematic view of current mirror network example	59
Figure 6.7: Layout view of the current mirror network	59
Figure 7.1: PCB board design.....	60
Figure 7.2: Schematic view of the test circuit setup.....	61
Figure 7.3: Schematic of the testing setup for current comparator design 2.	62
Figure 7.4: Scope window showing response to +/- 230- μ A, 1-MHz square wave for circuit 2.	63
Figure 7.5: Scope window showing response to a +/- 2-mA, 3-MHz square wave for circuit design 2.....	63
Figure 7.6: Scope window showing response to a +/- 300- μ A, 5-MHz square wave for circuit design 3..	65
Figure 7.7: Scope window showing response to a +/- 360- μ A, 5-MHz square wave for circuit design 4..	65
Figure 7.8: Scope window showing response to a +/- 190- μ A square wave for circuit design 3	66
Figure 7.9: Scope window showing single shot from Figure 7.8.....	66
Figure 7.10: Scope window showing the outputs of designs 3 and 4 when an input signal is applied to design 4 exclusively	67
Figure 7.11: Schematic view of test setup for testing at higher frequencies	68
Figure A.1: Plot of average dynamic power consumption for the circuits in the two test chips.	72

References

- [1] Wandinger, Ulla. "Chapter 1: Introduction to Lidar." *Lidar: Range-Resolved Optical Remote Sensing of the Atmosphere*, by Claus Weitkamp, Springer New York, 2005, pp. 1–18. Springer Series in Optical Sciences.
- [2] Weitkamp, Claus. "Preface." *Lidar: Range-Resolved Optical Remote Sensing of the Atmosphere*, by Claus Weitkamp, Springer New York, 2005, pp. vii–x. Springer Series in Optical Sciences.
- [3] H. Traff, "Novel approach to high speed CMOS current comparators," in *Electronics Letters*, vol. 28, no. 3, pp. 310-312, 30 Jan. 1992, doi: 10.1049/el:19920192.
- [4] A. T. K. Tang and C. Toumazou, "High performance CMOS current comparator," in *Electronics Letters*, vol. 30, no. 1, pp. 5-6, 6 Jan. 1994, doi: 10.1049/el:19940003.
- [5] Hongchin Lin, Jie-Hau Huang and Shyh-Chyi Wong, "A simple high-speed low current comparator," 2000 IEEE International Symposium on Circuits and Systems (ISCAS), Geneva, Switzerland, 2000, pp. 713-716 vol.2, doi: 10.1109/ISCAS.2000.856428.
- [6] F. Corsi, M. Foresta, C. Marzocca, G. Matarrese and A. Del Guerra, "Current-mode front-end electronics for silicon photo-multiplier detectors," 2007 2nd International Workshop on Advances in Sensors and Interface, Bari, 2007, pp. 1-6, doi: 10.1109/IWASI.2007.4420025.
- [7] Sung Min Park and Hoi-Jun Yoo, "1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications," in *IEEE Journal of Solid-State Circuits*, vol. 39, no. 1, pp. 112-121, Jan. 2004, doi: 10.1109/JSSC.2003.820884.
- [8] F. Ciciriello, F. Corsi, F. Licciulli, C. Marzocca and G. Matarrese, "Design of current mode front-end amplifiers with optimal timing performance for high-gain photodetectors," 2015 European Conference on Circuit Theory and Design (ECCTD), Trondheim, 2015, pp. 1-4, doi: 10.1109/ECCTD.2015.7300092.
- [9] R. J. Baker, *CMOS Circuit Design, Layout and Simulation*, 3rd ed. Wiley-IEEE Press, 2010.
- [10] D. Haigh, F. J. Lidgley, C. Toumazou, and B. Gilbert, "Bipolar Current Mirrors," in *Analogue IC design: the current-mode approach*, London: Peregrinus on behalf of the Institution of Electrical Engineers, 1990, pp. 239–296

- [11] S. Sarkar and S. Banerjee, "500 MHz differential latched current comparator for calibration of current steering DAC," Proceedings of the 2014 IEEE Students' Technology Symposium, Kharagpur, 2014, pp. 309-312, doi: 10.1109/TechSym.2014.6808066.
- [12] J. Ramirez-Angulo and M. Holmes, "Simple technique using local CMFB to enhance slew rate and bandwidth of one-stage CMOS op-amps," in Electronics Letters, vol. 38, no. 23, pp. 1409-1411, 7 Nov. 2002, doi: 10.1049/el:20020764

Curriculum Vitae

Gonzalo G. Arteaga

Contact:

Email: arteag1@unlv.nevada.edu

Education:

M.S. in Electrical engineering, December 2020

University of Nevada, Las Vegas

B.S. in Electrical engineering, December 2018

University of Nevada, Las Vegas

Employment:

Research Assistant, May 2017 – December 2020

University of Nevada, Las Vegas