CMOS synchronous Buck switching power supply Raheel Sadiq November 28, 2016

Part 1: This part of the project is to lay out a bandgap. We previously built our bandgap in HW #13 which supplied a constant 1.25 volts. The bandgap that was built should not vary in voltage no matter the temperature of the simulation. The reference voltage stays constant in a bandgap and isn't affected by temperature or varying vdd. Below is the bandgap schematic along with the layout and symbol that will be used in the project.





Part 2: This part consists of creating a comparator. The comparator is put into the schematic to help detect voltage when it is below or above 1.25V which is being fed in from our bandgap and feedback voltage. There are two input connections for the comparator. There is the V+ and V-. The V+ will be fed a constant 1. 25 V produced from the bandgap. The job of the comparator is to input two different voltages. If V+ > V-, it will output high. If V+ < V-, it will output low.





The V- will be fed an impulse voltage that varies between 1.24V and 1.26 V so that we can see closer to what happens around the 1.25V mark. The logic output will be a high or low represented in 5V and 0V(ground). To simulate the comparator I will be using a constant 1.25V source that will be representing the bandgap input and then there will be a vpulse going through V- to show the the range between 1.24V-1.26V.





After that we check for the switching point and gain of the comparator. For my comparator V+ equals Vref. For this analysis there is a constant 1.25V put into V+. For V- we put a variable, V, that is set to a value of 0. From that we are able to sweep the





The requirement for the comparator was to draw no more than 50μ A and no less than 10 μ A. My comparator pulls 50 μ A constantly. This can be derived mathematically taking the output voltage, 2.5V, and the two resistors that are set at 25k ohms each in series and equating











Part 3: We begin to construct a switching regulator which is also known as a SR latch. The SR latch consists of 2 NAND gates and an even number of inverters. The design is to offset the outputs from the latch so that when one of the outputs is on, the other is low. It plays a roll of a non-inverting clock. This comes after our comparator and buffer and before our switching PMOS and NMOS. The reason for the different sizes of inverters in the latch is to amplify current that will be supplied to the NMOS and PMOS. The sizes have to be big enough so that the it can control the current and pass it on. My sizes were 12u/6u and the next stages were multiples of 8, so 96u/48u Below is the SR latch along with the components that were used inside. SR Logic:





	96u/48u 8A 8Ai · · · ·
Symbol	pmos Iatch Latch_RS nmos
Layout	
DRC	C Virtuoso® 6.1.5 - Log: /home/sadiqr/CDS.log.1@csimcluster.ee.unlv.edu X
	Eile Tools Options Help cādence
	******** Summary of rule violations for cell "Latch_rs_f16 layout" ********* Total errors found: 0
Extract & LVS	Commands: Help Comma

Part 4: Now we construct the synchronous Buck switching power supply. The Buck converter will consist of a bandgap, comparator, buffer, SR latch, driving PMOS, driving NMOS. All those components will then be fed into an inductor and capacitor. There has to be enough current running through the buck converter to support a final 2.5V constant supply which will then be fed back into a voltage divider that consists of two resistors with both valued at 25k ohms. This will be the on chip portion. The off chip portion will consist of an inductor and capacitor. Those will dictate the final Vout to be maintained at 2.5V.





Now we can add our inductor and capacitor to our Buck converter. The values for the capacitor and inductor were calculated for, but for this particular design, they did not work well and dropped efficiency very low. Because of this, the capacitor and inductor values were changed to various amounts, until a good efficiency was shown. Along with playing with the inductor and capacitor values, the PMOS and NMOS had to be tweaked a little as well.

To start off the calculations for the inductor and capacitor, a frequency range was chosen between 100k Hz and 10M Hz. From this the period was derived

$$100k \ Hz: \frac{1}{T} = 100k => 10\mu s$$

 $10M \ Hz: \frac{1}{T} = 10M => 100ns$

Also we can derive our duty cycles for when vdd = 4 and vdd = 5.5.

$$D = \frac{2.5V}{4V} = .625$$
$$D = \frac{2.5V}{5.5V} = .4545$$

From that the inductor value can be calculated for using the equation $L = \frac{D*T*V_{dd}-V_{out}}{I_{max}-I_{min}}$

$$L = \frac{.4545(100n)(5.5 - 2.5)}{1.1mA - .9mA} = 681.7\mu H$$

$$L = \frac{.625(10\mu)(4V - 2.5V)}{110mA - 90mA} = 468.7\mu H$$

Now we calculate for time which can be taken from $T = \frac{.2m(681.7\mu)}{.4545(1.5)} = 14.54\mu s$ To calculate for the capacitor we use the given equation $C = \frac{I*T}{V}$

$$C = \frac{14.543\mu s * 100mA}{2.5V} = 5.8\mu F$$

So the initial calculated values for the inductor and the capacitor were 5.8 μ *F* and 681.7 μ *H*. I began by implementing these values to work with my Buck converter. Unfortunately they did not fit well with the design and messed a lot of things up, especially the efficiency. To fix the efficiency and achieve the final design, the final PMOS and NMOS still had to be chosen. Those were chosen at an arbitrary value. The PMOS was set at 50u/.6u with a multiple of 100 and the NMOS was set to 6u/.6u with a multiple of 15. These values were not the initial values chosen. These values were a result of a lot of trial and error. The inductor, capacitor, PMOS, and

NMOS had work hand in hand to bring up the efficiency of the design. The weaker the PMOS is the less current was supplied to the inductor and capacitor which would end in lower efficiency. The stronger the NMOS were the more current came through, but then the inductor and capacitor had to set at the right values to accommodate for the current out of the buck converter.

The original values calculated for the system were 5.8 μ *F* and 681.7 μ *H*, but since the system would not work well under these values, the values had to be changed a little. From changing the values, the final values for the inductor and capacitor came out to be 100 μ *H* and 4.8 μ *F*.



Below is the simulation that shows how everything is operating through the whole system under a pulsing current between 0mA-100mA. It can be seen that everything works as it should be. The output of the bandgap(purple) shows that it outputs a constant 1.25V. Then the comparator(blue) shows that there is an oscillating output voltage, but the average will stay around 2.5V. After that it is input into the buffer which oscillates between 5V-0V. Then we can see that the PMOS(pink) and NMOS(orange) end up receiving a high and low, which is 5V and 0V, through the latch and thus outputting a final constant 2.5V through the whole system.



Then I began to do simulations for vdd at values of 4V, 4.5V, 5V, and 5.5V. Those were simulated at different current loads of 100mA and 50mA along with temperature changes from 0-100 degrees Celsius in increments of 20 degrees Celsius. Being plotted below are three things. The first is the initial current that is coming out the Buck converter and entering the inductor. Then also selected is the current that is coming out of the main vdd source. The last thing plotted is the Vout which should stay constant at 2.5V and will be feeding back into our comparator fed through a voltage divider.

We can observe below that the current going into the inductor, becomes less rippled the higher we go in load and vdd. It has a smaller initial dip before stabilizing. The current also becomes higher as the vdd gets higher. That means that the resistance is getting lower as the vdd is getting higher. This is proven by V=IR.

It is noticed below that as the vdd is increased, there seems to be an increase of ripple at the start of the Vout. Also the current being supplied into the inductor rises along with the vdd. With the 50mA load the system seems to be less efficient than at 100mA. Also at different temperatures the values of of the current seem to rise, but after hitting 80 degrees celcius they seem to fall back down. The rise of current through the vdd at higher temperatures results in lower efficiency. Therefore it the system is more efficient and at peak performance at lower temperatures.



4	- 125	
4.5V	■ /L0/PLUS 0 92.755mA 0	
with	/L0/PLUS 0 72.758mA 20	7 2 359m A
with	√ -25 /L0/PLUS ↔ 134 97mA 40 2 1.25	
50mA	Image: A second sec	• 13457mA)
load	ALOPLUS 0 48 044mA 60	• 48 044mA
Iouu	/L0/PLUS 0 73.5335mA 80 2 1000	73535tmA)
	/L0/PLUS 473.4205mA 100 \$1000	(22 490EmA)
	E-200.0 3	
		93 999mA
	/V0/MINUS ↔ 74.034mA 20	✓ • 74034mÅ
	/V0/MINUS ↔ 1.4222mA 40	
	₹-25 d	• 1.4222mA)
	₹ -25	
	74.5844mA 80	7 4 554 am A
	/V0/MINUS ↔ 74.407mA 100 2 1000 1	
	5-200.0 P	• 74.407mA
		▲ 2.387
	Vout 0 249V 20	
	■ /Vout	
	> 1.0 > 1.0 > 5.0 ↓ 5.0 ↓	
	≥ 5.0	2/46/19
	■ 7V00	
	Vout 2.4778V 100 24,5	1000
	>.3 -	
		time (ms)
5V		
with		
50	ALOPLUS == 130 2mA 40	
JUIIA	■ 1.0/FLUS ~ 83.534mA 60	 83 53 46A⁺
load	▲ 124.31mA 80	< 13431mA)
	1.25 0 122 98mA 100	
	VOMINUS / 2.3465mA 0	
	/VD/AINUS ↔ 149.94mA 20	
	/V0/MINUS / 131.75mA 40	
	VD/MINUS ↔ 1.8449mA 60	131.75mA
	A/U/MINUS ↔ 1 6002mA 60	● 1.5.4.49eA2
	//0/MINUS ↔ 124.21mA 100	< 12421mA
	2.51V 0 72 1	<1251V
	Nout < 2.5V 20	
		- <u>2.89</u>
	■ /Vout	n m 🖉 🔮 🖅 Anna an
	Nout ~ 2477V 100 500 100	sg = • • • • • • • • • • • • • • • • • •
	0	1 2 3 4 5
5 5V	■ /L0/PLUS ~ 116.1mA 0 3.1/5	
5.5 V	A.0/PLUS ~ 145.35mA 20	
with	ILOPLUS ~ 85.054mA 40 € 15	
50mA	A.0/PLUS 05 929mA 60	
load	AL0/PLUS ~ 98.246mA 80	
Ioad	4 0/PUIS c. 51 165mA 100	■99246mA
	2-25 C 175	■ 51.165mA)
	2125	<€25488tlÅ)
	7/00MINUS ↔ 147.50mA 20 <125 1275	₹ 14256mÅ
	V0MINUS / 2.2509mA 40	© 22509rA)
	XV0/MINUS ↔ 87.676mA 60 ₹ 1.3 X	✓ ● 97.676mA
	/V0/MINUS <> 1.965mA 80	
	VOMINUS ~ 53.01=A 100	
	■ /Vout 0 2.52V 0 2.62	2 • 552V
	/Vout 0 2.5V 20	2•25V
	Vost ~ 2.52V 40	∠ 9.2 52Vi
	//out 0 2.48V 60 2	
	//out < 2.48V 100 5 6 3	
	S 1 3	
	0	2 3 4 5

437	Nout 0 24888V 0 545	∠● 2.4889V)
4 V	/Vout 25051V 20 545	
with	Not 24842V 40 540	
100mA	→ 24984V 60 5 ⁴ 0	
load	■ A/out ≪ 2.4789V 80 5 40	
10au		
	0/05/US 0-77.351mA 0	
	2000 ± 2000 ±	
		■ NBC + SUP
	2/00/ US 0. 01 87/WA 100 4 100 0	■ 9307/32/mAy
		■ -938/3mA
		2475
	5,007LUS 112 334mA 40 ₹ 1 €-2000 1 € 4 1000 a	√ € 2,4934V)
	LOPLUS 009765mA 80 0.2000	
	LUPLUS > 82.334JmA 80 4 5.2000 9 5.4000 9	aar waar menangan (<mark>0.82,3343mA)</mark> menandar seminandar menandara menandar kenandar kenandar semina taka semina ta
	10L0/FLUS ~ 93.22mA 100	
	0	1 2 3 4 5 time (ns)
4.5V		ана таката на 12000.00%) таката таката таката така таката така таката така таката така т
with	Π(^//U/MINUS') <> 96.918mA 20	
	π(///WINUS') ~ 152.0mA 40 3 1.23 χ (%) 1.	and here a
100mA	■ Π('/\/IMINUS') ∽ 1.2404mA 60 2 4 660	
load	■ IT(7/VD/MINUST) ~ 1.17633mA 80 0 0000	๚๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛๛
	■ IT(7/V0/MINUS7) ~ 1.08105mA 100 € 200.0	
	Vout 251V 0 20	<u>∕</u> • 251V)
	Vout 24854V 20 5 50 10	
	₩ Voit 0 2438V 40 500	
	Vout → 25053V 60 S S S S	
	vout → 2.4396V 00 5 5 5 40	■ 2.4996V.
	Vout ~ 24968V 100 5 125	• (• 2.4868V)
	- 1.07-LUS 0 79.974mA 0	2
	/L0/PLUS ~ 95 765mA 20 ₹	
	A.0/PLUS ~ 150.24mA 40 4	
	ALOFLUS 97.407mA 60 4 5	
	ALOFLUS 011549A 80	
	0	1 2 3 4 5
5V		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
with		11800mA - 11800m
100m 1		ма на под на 201 и 201
TUUIIIA	1/20/miNUS	
load		
	₩ /V0/4/NUS >> 110.35mA 100 ₹ 225 272 3	
	Vout 0 249V 0 2 1	 € 2.897)
	Vout 0 249V 20	
	Nout 0 249V 40	A 2.49V
		<u>~ • 2591</u>
	Not 24/6V 100 > 5	
	■ /LUFLUS 0535084 20 4	
		CON- 201 201 201 201 201 201 201 201 201 201
	0	1 2 3 4 5

5.5V	/V0/MINUS			ระกา ้ 8 มีมีมีส ร้านสรานการการการการการการการการการการการการการก
with	/v@/minus			
100m A				2.2872mA
lood	/vominus			111 JOHNS - Wart WARD AND AND AND AND AND AND AND AND AND AN
load	/V0/MINUS	↔ 2.1212mA 100 (1.5		
	/Vout	0 2.5V 0 ∑ ⁸	1	
	/Vout	• 2.52V 20 ≥	12	25V
	/Vout	↔ 2.52V 40	\sim	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
	/Vout		[[~~	
	/Vout			2 2 5 1 V
	/Vout		Ph	25) w elater metter metter i la meter i el la meter i
		 → 33.238mA 0 ✓ -25 ✓ 1.75 		
	/LOPEDS	0 130.198.4 20 at -25 0 66.9778.4 40 at -25		
	/LO/PLUS	 40 - 25 4109.37mA 60 40 - 25 41 - 25 41 - 25 		
	/LO/PLUS	o 122.06πA 80 € 1.5		
	/LO/PLUS	 45.463mA 100 (₹) 		
		25	0	

Efficiency is calculated using $E = \frac{V_{out} * I_{load}}{V_{dd} * I_{Avg}} * 100$

- Highest efficiency achieved was when vdd was 4V with 100mA load at 0 degrees Celsius which was 86.5%.

- Lowest efficiency achieved was when vdd was 5.5V with 50mA load at 60 degrees Celsius which was 78.4%.

	I_load	Vdd	Vou	t	I_ave	5	Efficie	ncy	temp			
	50	4	Ļ	2.5	-	37.27	83.	8%		0		
	50	4		2.5		37.26	83.	9%		20		
4V with 50mA load	50	4	•	2.5		37.23	83.	9%		40		
+v with Sonn't load	50	4	Ļ	2.5	:	37.17	84.	1%		60		
	50	4	•	2.5		37.1	84.	2%		80		
	50	4	•	2.5		37.01	84.	4%	1	00		
	I_load	Vdd	Vout	t	l_ave	S	Efficie	ncy	temp			
	50	4.5		2.5		33.8	82	.2%		0		
4.5V with 50mA load	50	4.5		2.5		33.94	81	.8%		20		
	50	4.5		2.5		33.87	82	.0%		40		
	50	4.5		2.5		33.78	82	.2%		60		
	50	4.5		2.5		33.67	82	.5%		80		
	50	4.5		2.5		33.54	82	.8%	-	100		
	I_load	Vdd		Vout		I_av	g	Effi	ciency	ter	np	
		50	5		2.5		30.83		81.1%			0
5V with 50mA load		50	5		2.5		31.06		80.5%		2	0
		50	5		2.5		31.21		80.1%		4	0
		50	5		2.5		31.13		80.3%		6	0
		50	5		2.5		30.98		80.7%		8	0
		50	5		2.5		30.84		81.1%		10	0

	I_load	Vdd	Vout	I_avg	Efficiency	temp	
	50	5.5	2.5	28.3	80.3%	0	
5.5V with 50mA load	50	5.5	2.5	28.64	79.4%	20	
	50	5.5	2.5	28.86	78.8%	40	
	50	5.5	2.5	28.98	78.4%	60	
	50	5.5	2.5	28.94	78.5%	80	
	50	5.5	2.5	28.77	79.0%	100	
	I_load	Vdd	Vout	l_avg	Efficiency	temp	
	100	4	2.5	72.29	86.5%	0	
4V with 100mA load	100	4	2.5	72.39	86.3%	20	
	100	4	2.5	72.45	86.3%	40	
	100	4	2.5	72.5	86.2%	60	
	100	4	2.5	72.52	86.2%	80	
	100	4	2.5	72.56	86.1%	100	
	I_load	Vdd	Vout	I_avg	Efficiency	temp	
	100	4.5	2.5	64.28	86.4%	0	
4.5V with 100mA load	100	4.5	2.5	65.29	85.1%	20	
	100	4.5	2.5	65.24	85.2%	40	
	100	4.5	2.5	65.2	85.2%	60	
	100	4.5	2.5	65.1	85.3%	80	
	100	4.5	2.5	65.03	85.4%	100	
	I_load	Vdd	Vout	l_avg	Efficiency	temp	
	100	5	2.5	59.6	83.9%	0	
5V with 100mA load	100	5	2.5	59.58	83.9%	20	
	100	5	2.5	59.49	84.0%	40	
	100	5	2.5	59.4	84.2%	60	
	100	5	2.5	59.23	84.4%	80	
	100	5	2.5	59.03	84.7%	100	
	I_load	Vdd	Vout	I_avg	Efficiency	temp	
	100	5.5	2.5	54.84	82.9%	0	
5.5V with 100mA load	100	5.5	2.5	54.93	82.7%	20	
	100	5.5	2.5	54.84	82.9%	40	
	100	5.5	2.5	54.72	83.1%	60	
	100	5.5	2.5	54.52	83.4%	80	
	100	5.5	2.5	54.3	83.7%	100	



Here are the plots for I_{load} vs. Efficiency varying at different temperatures.



Now the Buck converter can be laid out on a padframe. This is to show if we were to fabricate the chip, how the connections would look.





Out	Pin<1>
Vout	Pin<40>
vdd!	Pin<10>
gnd!	Pin<31>