

# Stacking Power MOSFETs

## NMOS Configuration

By Kendrick De La Pena

Updated: 12/11/2014

# Test 4

- NMOS Configuration
- MOSFET:
  - STP8NM60
- Calculated Capacitance Values:
  - 50pF
- Max Voltage:
  - 1000 V
- Changes:
  - Switched to a stack of two to get better results

# Test 4 – Calculations

$$C_{gs} = 440 \text{ pF}$$

$$C_{gd} = 10 \text{ pF}$$

$$V_d = 500 \text{ V}$$

$$V_{gs} = 20 \text{ V}$$



$$A_v = 25$$

$$\begin{aligned} C'_{gs} &= C_{gs} + A_v * C_{gd} \\ &= 440 \text{ pF} + 25 * 10 \text{ pF} \\ &= 690 \text{ pF} \end{aligned}$$

$$\begin{aligned} V_{gs} &= V_d * C_2 / (C_2 + C'_{gs}) \quad \text{Solve for } C_2 \\ C_2 &= [(V_{gs} / V_d) * C'_{gs}] / [1 - (V_{gs} / V_d)] \\ &= [(20 / 500) * 690\text{p}] / [1 - (20 / 500)] \\ &= 28.75 \text{ pF} \end{aligned}$$

*To ensure the MOSFETs turn on, increase  $C_2$  to **50 pF***


# Test 4 – Simulation & Values




\*Values reflect components available

\*Simulation are the same as the previous test


# Test 4 – PCB Layout



# Test 4 – Chip




# Test 4 – Setup



# Test 4 – Sample 1 Results

- $V_{in} = 651\text{ V}$
- Switching =  $\sim 650\text{V}$ , or 100%
- Voltage Across (Difference):
  - M1:  $623\text{ V}$  (-38)
  - M2:  $284\text{ V}$  (-339)
- Results came out nicely
- A pulse generator was created to provide a 15V pulse which helps out a lot
- The board seemed to output a higher voltage





# Test 4 – Conclusion

- By using a 2 stack instead of a 5 stack, less ringing would occur due to a shorter circuit path
- A pulse generator made a huge difference since before, our equipment only allows for 5V to 10V pulses

# Test 4 – Retest

- A retest was done on the 5 stack with the 15V pulse instead of the 10V pulse previously use
- Results were cleaner

