

1957 TRANSISTOR AND SOLID STATE CIRCUITS CONFERENCE


1.1 A DECADE RING COUNTER USING AVALANCHE-OPERATED JUNCTION TRANSISTORS

J. E. Lindsay - Radio Corp. of America, Camden

1. IMPROVED SWITCHING TIMES
2. CURRENT CONTROLLED N-TYPE NEGATIVE RESISTANCE CHARACTERISTICS SUITABLE FOR BISTABLE OPERATION
3. AVALANCHE-DERIVED PROPERTIES RELATIVELY INSENSITIVE TO TEMPERATURE CHANGE
4. IMPORTANT FEATURES CAN BE DESCRIBED ANALYTICALLY

SUMMARY OF AVALANCHE CHARACTERISTICS

FIGURE 1



CURRENT FLOW SCHEMATIC FOR AVALANCHE OPERATION

FIGURE 3






FIGURE 2




I_b' = CURRENT DUE TO ELECTRONS CROSSING EMITTER JUNCTION
 $\beta I_b'$ = HOLE CURRENT FROM EMITTER JUNCTION
 I_s = THERMAL CURRENT
 I_c' = HOLE CURRENT INTO COLLECTOR JUNCTION
 $(M-1) I_c'$ = CURRENT FROM AVALANCHE MULTIPLICATION AT COLLECTOR JUNCTION
 AN EQUIVALENT CIRCUIT FOR AVALANCHE OPERATION

FIGURE 4




EMITTER INPUT CHARACTERISTIC AND LOAD LINES FOR THE BISTABLE FLIP-FLOP

FIGURE 5




BISTABLE FLIP-FLOP


FIGURE 6



DUAL COUNT-TRANSFER COUNTER SYSTEM
FIGURE 7



DECADE COUNTER DRIVER
FIGURE 8



DECADE RING COUNTER
FIGURE 9

AVALANCHE BREAKDOWN

$$I_{CO} = M I_S = \frac{I}{1 - \left(\frac{V_C}{V_{bd}}\right)^n} I_S$$

AVALANCHE SUSTAIN VOLTAGE

$$V_s = \frac{V_{bd}}{(\beta + 1)^{1/n}}$$

AVALANCHE CURRENT GAIN

$$\alpha' = \frac{\alpha}{1 - \left(\frac{V_C}{V_{bd}}\right)^n} \quad \beta' = \frac{\beta}{1 - \left(\frac{V_C}{V_s}\right)^n}$$

COMMON EMITTER OUTPUT RESISTANCE

$$r'_d = \left(\frac{V_s}{V_C}\right)^n - 1 \quad \frac{V_C}{I_C} \approx -\frac{1}{n} \frac{V_C}{I_C}$$

EMITTER INPUT CHARACTERISTIC

$$V_E = I_E \left[\frac{\left(\frac{V_s}{V_{bd}}\right)^n - \left(\frac{V_C}{V_{bd}}\right)^n}{1 - \left(\frac{V_C}{V_{bd}}\right)^n} \right] R_b - I_{LO} R_b$$

FORMULAE FOR AVALANCHE OPERATION

FIGURE 10

FORMULAE FOR AVALANCHE OPERATION

FIGURE 11

1.2 TRANSISTOR CIRCUITS FOR MAGNETIC DRUM RECORDING

G. R. Kuster - Ferranti Electric Limited, Toronto




FIGURE 1




FIGURE 2




FIGURE 3

1.3 LARGE SCALE TESTING OF SWITCHING SPEEDS OF JUNCTION TRANSISTORS

Irwin Dorros - Bell Telephone Laboratories, Murray Hill

FIGURE 1
SIMPLE COMMON EMITTER
PULSE AMPLIFIER




Figure 3
APPROXIMATION OF THE FREQUENCY DEPENDENCE OF ALPHA

$$\alpha(\omega) \approx \frac{\alpha_0 e^{-j\omega\delta}}{1 + j\omega/\omega_n}$$

ω_n = cut-off radian frequency

α_0 = d. c. short circuit current gain

δ = time delay factor such that $\delta\omega_n = .2$ radians

$\alpha(\omega)$ = short circuit current gain

Figure 5

RISE TIME DEPENDENCE ON CUT-OFF FREQUENCY,
COLLECTOR CAPACITY AND EXTERNAL LOAD

$$t_o = K \left(\frac{1}{\omega_n} + R_L C_C \right)$$

t_o = rise time

R_L = load resistance

C_C = collector capacitance

K = proportionality constant

Figure 2
THREE METHODS OF SWITCHING SPEED MEASUREMENTS

1. Direct measurement of rise time.
2. Small signal measurement in frequency domain.
3. Large signal slow speed measurement in the time domain.

Figure 4

PERTINENT RELATIONSHIPS AMONG THE PHYSICAL
PARAMETERS OF THE TRANSISTOR

$$W_o \approx \left\{ d - f(\sqrt{v_c}) \right\}$$

$$\omega_n \approx \frac{2D_h}{W_o^2}$$

$$\alpha_0 \approx \frac{1}{1 + \frac{W_o^2}{2L_b^2}}$$

$$(1 - \alpha_0) \approx \frac{W_o^2}{2L_b^2}$$

$$L_b = \sqrt{D_h \tau_h}$$

W_o = effective base width

d = actual base material width

v_c = collector junction voltage

D_h = diffusion constant in base region

L_b = diffusion length

τ_h = mean hole lifetime in the base

(pnp transistor assumed)

Figure 6

LINEAR ACTIVE REGION TRANSIENT

$$v_c(t) = I_B R_L \frac{\alpha_0}{1 - \alpha_0} \left(1 - e^{-\frac{\omega_n(1 - \alpha_0)t}{1 + \delta\omega_n}} \right) - V_{cc}$$

$$\left\{ \begin{array}{l} \omega_n(1 - \alpha_0) \approx 1/\tau_h \\ \omega_n \delta \approx .2 \\ \alpha_0 \approx 1 \end{array} \right.$$

$$v_c(t) \approx \frac{I_B R_L}{1 - \alpha_0} \left(1 - e^{-t/1.2\tau_h} \right) - V_{cc}$$

FIGURE 7

SWITCHING TRANSIENT
CONSIDERING COLLECTOR VOLTAGE VARIATIONS





FIGURE 9

LINEAR RC APPROXIMATION
TO TRANSISTOR TRANSIENT



SHADED AREA IS THE DIFFERENCE BETWEEN THE CURVES

$$\frac{-I_B R_L}{1-\alpha_0(0)} e^{-t/\tau^*} = -V_{CC} e^{-t/RC}$$

FIGURE 11

FULLY AUTOMATIC SYSTEM FOR MEASURING RISE TIME
ON A SLOW SPEED BASIS




Figure 8

CALCULATION OF RISE TIME ON A SMALL SIGNAL BASIS

$$\frac{dv_{ck}}{dt} = \frac{I_B R_L \omega_{nk}}{1.2}$$

$$t_k = \frac{1.2 V_{CC}}{n I_B R_L \omega_{nk}}$$

$$t_o = \sum_{k=1}^n t_k$$

$$t_o = \left[W_{01}^2 + W_{02}^2 + \dots + W_{0n}^2 \right] \frac{1.2 V_{CC}}{2 D_h I_B R_L n}$$

$$t_o = \frac{1.2 V_{CC}}{I_B R_L \omega_n}$$

Figure 10

CALCULATION OF RISE TIME ON THE LARGE SIGNAL BASIS

$$v_c(t) = f(t)e^{-t/\tau}$$

$$v_c(t) = \frac{-I_B R_L}{1-\alpha_0(0)} e^{-t/\tau^*} = -V_{CC} e^{-t/RC}$$

$$\tau^* = \frac{1}{K} \tau$$


Equating coefficients and exponents:

$$\frac{I_B R_L K}{[1-\alpha_0(0)] \tau} = \frac{V_{CC}}{RC}$$

$$\omega_n = \frac{1.2 V_{CC}}{RC I_B R_L K}$$

$$t_o = K' RC \frac{I_B'}{I_B}$$

FIGURE 12



1.4 EFFECTS OF LOW TEMPERATURES ON TRANSISTOR CHARACTERISTICS

A. B. Credle - IBM, Poughkeepsie

GROUNDING BASE OUTPUT ADMITTANCE
PNP ALLOY TRANSISTOR




FIGURE 1

GROUNDING BASE REVERSE TRANSMITTANCE
PNP ALLOY TRANSISTOR




FIGURE 2

GROUNDING BASE FORWARD TRANSMITTANCE
PNP ALLOY TRANSISTOR




FIGURE 3

GROUNDING BASE PNP ALLOY TRANSISTOR
EQUIVALENT CIRCUITS




FIGURE 5

GROUNDING BASE INPUT ADMITTANCE
PNP ALLOY TRANSISTOR




FIGURE 4

GROUNDING BASE OUTPUT CONDUCTANCE
PNP ALLOY TRANSISTOR




FIGURE 6

GROUNDING BASE OUTPUT SUSCEPTANCE
PNP ALLOY TRANSISTOR




FIGURE 7

**GROUNDING BASE REVERSE TRANS-
CONDUCTANCE PNP ALLOY TRANSISTOR**




FIGURE 8

**GROUNDING BASE REVERSE TRAN-
SUSEPTANCE PNP ALLOY TRANSISTOR**




FIGURE 9

**GROUNDING EMITTER INPUT CONDUCTANCE
PNP ALLOY TRANSISTOR**




FIGURE 10

**GROUNDING EMITTER INPUT SUSCEPTANCE
PNP ALLOY TRANSISTOR**




FIGURE 11

**GROUNDING BASE INPUT CONDUCTANCE
PNP ALLOY TRANSISTOR**




FIGURE 12

**GROUNDING BASE INPUT SUSEPTANCE
PNP ALLOY TRANSISTOR**




FIGURE 13

**GROUNDING BASE OUTPUT ADMITTANCE
PNP ALLOY TRANSISTOR
LIQUID NITROGEN**




FIGURE 14

**GROUNDING BASE REVERSE TRANSMIT-
TANCE PNP ALLOY TRANSISTOR**




FIGURE 15

**GROUNDING EMITTER INPUT ADMITTANCE
PNP ALLOY TRANSISTOR
LIQUID NITROGEN TEMPERATURE**




FIGURE 16

GROUNDING BASE INPUT CONDUCTANCE
PNP ALLOY TRANSISTOR
LIQUID NITROGEN TEMPERATURE
 $V_{CB} = -6V$




FIGURE 17

GROUNDING BASE INPUT SUSCEPTANCE
PNP ALLOY TRANSISTOR
LIQUID NITROGEN TEMPERATURE
 $V_{CB} = -6V$





FIGURE 18


TRANSISTOR LOW TEMPERATURE
D-C TEST DATA



I_C	LIQUID NITROGEN TEMPERATURE			ROOM TEMPERATURE		
	R_1	R_2	R_1/R_2	R_1	R_2	R_1/R_2
8MA	20000Ω	1000Ω	20	60000Ω	1000Ω	60
25MA	3300Ω	100Ω	33	6400Ω	100Ω	64
50MA	4200Ω	100Ω	42	6100Ω	100Ω	61
100MA	5200Ω	100Ω	52	5000Ω	100Ω	50
150MA	5400Ω	100Ω	54	4200Ω	100Ω	42
200MA	540Ω	10Ω	54	360Ω	10Ω	36
250MA	520Ω	10Ω	52			
500MA	300Ω	10Ω	30			
1000MA	200Ω	10Ω	20			


FIGURE 19

TRANSISTOR LOW TEMPERATURE
PULSE TEST DATA




I_C	R
8MA	620Ω
50MA	100Ω
100MA	50Ω
250MA	20Ω
500MA	10Ω
1000MA	5Ω

FIGURE 20




TRANSISTOR INVERTER TURN-ON OUTPUT PULSES FOR PEAK COLLECTOR CURRENT OF 8MA. AND TRANSISTOR TEMPERATURES OF $-190^{\circ}C$, $-145^{\circ}C$, $-95^{\circ}C$, $-45^{\circ}C$, AND $28^{\circ}C$. LOWER TEMPERATURES YIELD MORE RAPID RISE TIME. TIME SCALE 2 MICROSECONDS/CM.

FIGURE 21




TRANSISTOR INVERTER TURN-ON OUTPUT PULSES AT LIQUID NITROGEN TEMPERATURE FOR PEAK COLLECTOR CURRENTS OF 500MA, 250MA, 100MA, 50MA, AND 8MA. LARGER CURRENTS YIELD MORE RAPID RISE TIME. TIME SCALE 1 MICROSECOND/CM.

FIGURE 22



TRANSISTOR INVERTER TURN-OFF OUTPUT PULSES AT LIQUID NITROGEN TEMPERATURE FOR PEAK COLLECTOR CURRENTS OF 500MA, 250MA, 100MA, 50MA, AND 8MA. LOWER CURRENTS YIELD MORE RAPID FALL TIME. TIME SCALE 1 MICROSECOND/CM.

FIGURE 23



TRANSISTOR INVERTER TURN-ON AND TURN-OFF OUTPUT PULSES AT LIQUID NITROGEN TEMPERATURE FOR PEAK COLLECTOR CURRENT OF 1 AMPERE. TIME SCALE 1 MICROSECOND/CM.

FIGURE 24

A.2 BIAS CONSIDERATIONS IN TRANSISTOR CIRCUIT DESIGN

Sorab K. Gandhi - General Electric Company, Syracuse




FIGURE 1

increase of emitter current as well as of leakage current.




FIGURE 2




FIGURE 3

To minimize ΔIE, min. ΔICBO; N.G. Small αb; N.G. make κ → 1; Feed emitt from high Z; Base to low imp. pt.


$$S_I = \frac{G_1}{G_2 + G_3 + G_1(1-\alpha_b)}$$

3-6 good S_I.

$$S_V = -[S_I R_1 + R_1(1+\alpha_b S_I)] = \left[\frac{\Delta V_b}{\Delta I_{CBO}} \right]$$

Volt. Stab. fact.

ideal stability



A




FIGURE 4

R3 left out since R3 should → ∞

R1 selected to swamp resist. of E to b diode




FIGURE 5

Very Poor G3 = G2 = 0




FIGURE 6

Popular. Select R1. Resistors fall into place.




FIGURE 7

Usually requires some large battery than

$$P_D = \frac{I_E}{S_I} [V_{CB}(1+\alpha_b S_I) - S_V(I_{CBO} + \alpha_b I_E)]$$

2 batt. scheme always consumes less power than 1 batt.

these ckt's not independent of β factor.
 from good to bad transistor ($\alpha = .99$ to $.95$)
 Good only where $\alpha \gg 1$ or temp change small.




FIGURE 8




FIGURE 9




FIGURE 10




FIGURE 11

Push-Pull class B.

2.1 MILLIMICROSECOND TRANSISTOR CURRENT SWITCHING CIRCUITS

Hannon S. Yourke - IBM Research Center, Poughkeepsie




Fig. 1

BASIC TRANSISTOR BLOCK




Fig. 2

NPN AND PNP BASIC TRANSISTOR BLOCKS WITH INPUT AND OUTPUT LEVELS SHOWN TO ILLUSTRATE COMPATIBILITY




Fig. 3
A PNP Block Driving A Number Of Remote NPN Blocks.





Fig. 4

APPLICATION OF A VOLTAGE TRANSLATING BLOCK AS A MEANS OF COUPLING.



LOGICAL NOTATION
PNP INPUT -0.6 = "1"
NPN OUTPUT +0.6 = "0"
PNP OUTPUT -V + 0.6 = "1"
NPN INPUT -V - 0.6 = "0"

Fig. 5

"N"-WAY COMPLEMENTED "OR" CIRCUIT




Fig. 9

BLOCK DIAGRAM OF FOUR COMPLEMENTED "OR" CIRCUITS IN SEQUENCE WITH A CASCADING FACTOR OF 3.




Fig. 11

SIX TRANSISTOR COMPLEMENTED EXCLUSIVE OR CIRCUIT




Fig. 12

ECCLES JORDAN TRIGGER WITH VOLTAGE TRANSLATE BLOCKS AND PULLOVER TRANSISTORS

2.2 DCTL COMPLEMENTING FLIP-FLOP CIRCUITS

E. Gary Clark - Burroughs Research Center, Paoli




FIGURE I-A
LOGICAL DIAGRAM, UNCONDITIONAL STEERING




FIGURE I-B
LOGICAL DIAGRAM, CONDITIONAL STEERING




FIGURE 2






FIGURE 3



TRANSISTORS ARE 2N113'S
FIGURE 4



TRIGGER
FIGURE 5





FIGURE 6



TRANSISTORS SB-100'S
FIGURE 7





FIGURE 8
TWO STAGES, CONDITIONAL STEERING SHIFT REGISTER



ADVANCE (TRIGGER) LINE
(PRESET OMITTED FOR CLARITY)
FIGURE 9
TWO STAGES, CONDITIONAL STEERING RING COUNTER

2.3 A NEW BISTABLE TRANSISTOR ELEMENT SUITABLE FOR DIGITAL COMPUTERS

C. D. Florida - Defence Research Board, Ottawa




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 7






FIGURE 6




SPECIFICATION

SWITCHING TIME	< 0.2 μ sec
OUTPUT FALL TIME WHEN DRIVING 5 SIMILAR STAGES	< 0.2 μ sec.
OUTPUT RISE TIME WHEN DRIVING 5 SIMILAR STAGES	< 1/2 μ sec.
OUTPUT LOAD CURRENT	> 30 mA
OUTPUT IMPEDANCE	< 20 Ω
RESOLVING TIME	< 1.5 μ sec.

2.6 THE DESIGN OF DUAL-RANGE TRANSISTOR CIRCUITS FOR MINIMUM STANDBY-CURRENT SYSTEMS

Howard E. Tompkins - University of Pennsylvania


① "ON" TRANSISTORS (BOTTOMED)



$V_{cs}(typ) = 0.1$ to 0.15 V.


$V_{bs}(typ) = 0.2$ V.

② "OFF" TRANSISTORS




$I_{co}(typ) = 50 \mu$ a


③ P AND N CASCADES




④ SUPPLY VOLTAGES AND SIGNAL RANGES




⑤ TYPICAL "AND-OR" GATES; CONTACT DIAGRAM




⑥ COMPLEX COMPOUND GATE




⑦ CONTACT LOGIC DIAGRAM FOR NETWORK OF SLIDE 6




⑧ HALF-ADDER, SHOWING INHIBITION AND NEGATION




⑨ CONTACT LOGIC DIAGRAM FOR HALF-ADDER OF SLIDE 8




⑩ CONTACT DIAGRAM OF FULL ADDER WITH STORAGE, II TRANSISTORS PER STAGE




⑪ ALTERNATIVE INHIBIT CIRCUIT




⑫ LEADING EDGE DIFFERENTIATION IN AN "AND" GATE



⑬ TRAILING-EDGE DIFFERENTIATION




⑮ FLIP-FLOP WITH SET AND HOLD




⑰ FOR THE TRANSISTOR TYPES USED, NEED "WORST-CASE" KNOWLEDGE OF

1. COLLECTOR BREAKDOWN VOLTAGE
2. EMITTER BREAKDOWN VOLTAGE
3. BOTTOMING VOLTAGE
4. MAX. USEFUL COLLECTOR CURRENT
5. BASE CURRENT FOR BOTTOMING, AS FUNCTION OF COLLECTOR CURRENT
6. BASE VOLTAGE IN "ON" STATE
7. I_{CO} AND I_{BO} AT MAX. OP. TEMPERATURE
8. REQUIRED BASE VOLTAGE IN "OFF" STATE

⑭ LEADING-EDGE DIFFERENTIATION WITH NEGATION



⑯ SIGNAL GATE




⑱ "ON" CALCULATION FOR A STACK; DETERMINE:

1. TOTAL "ON" CURRENT AT THE OUTPUT.
2. REQUIRED BASE CURRENT FOR EACH TRANSISTOR DRIVING THAT OUTPUT.
3. DRIVE RESISTORS FOR EACH.
4. EMITTER CURRENT FOR EACH.
5. IF SIMPLE STACK, TOTAL "ON" CURRENT FOR TRANSISTOR ON NEXT LEVEL.
6. IF PARTIAL OUTPUT, MAKE "OFF" CALCULATION, THEN RESUME "ON" CALCULATION, TO BOTTOM OF STACK.


⑲ "OFF" CALCULATION FOR OUTPUT; DETERMINE:

1. TOTAL "OFF" CURRENT AT OUTPUT, INCLUDING INHIBIT BLEEDER CURRENT.
2. MAX. "OFF" DROP IN DRIVE RESISTORS.
3. WORST "OFF" VOLTAGE AT OUTPUT.
4. MAX. ALLOWABLE SUPPLY RESISTOR.
5. TOTAL "ON" CURRENT; IF TOO LARGE A FRACTION GOES TO SUPPLY RESISTOR, REDUCE LARGEST DRIVE RESISTOR, OR USE BASE LOADING, THEN RECALCULATE FROM STEP. 2, ABOVE.



NOISE FIGURE VS. SOURCE RESISTANCE FOR COMMON BASE STAGE

FIGURE 4



DEGENERATIVE COMMON EMITTER DARLINGTON CONNECTION

FIGURE 6

$$F = 1 + \frac{V_{e1}^2 + V_{e2}^2 + V_{c1}^2 + V_{c2}^2 + 2r(\sqrt{V_{c1}^2 V_{e1}^2} + \sqrt{V_{c2}^2 V_{e2}^2})}{V_{th}^2}$$

$$F = 1 + a + b + c + d + 2r(\sqrt{c \cdot a} + \sqrt{d \cdot b})$$

$$a = \frac{V_{e1}^2}{V_{th}^2} \approx \frac{V_{e1}^2}{4kTB} \left[\frac{(r_b + R_E)^2}{R_g^3} + \frac{2(r_b + R_E)}{R_g^2} + \frac{1}{R_g} \right]$$


$$b = \frac{V_{e2}^2}{V_{th}^2} \approx \frac{V_{e2}^2}{4kTB} \cdot \frac{1}{R_g}$$

$$c = \frac{V_{c1}^2}{V_{th}^2} \approx \frac{V_{c1}^2}{4kTB} (2\pi f C_c)^2 \left[\frac{(r_b + R_E)^2}{R_g} + 2(r_b + R_E) + R_g \right]$$

$$d = \frac{V_{c2}^2}{V_{th}^2} \approx 0$$


NOISE FIGURE OF THE DARLINGTON CONNECTION

FIGURE 8



NOISE FIGURE VS. SOURCE RESISTANCE

FIGURE 10



$$h_{ie} \approx h_{i1} + h_{i1}'(1 + h_{21}') \quad r_e \approx \frac{h_{i1}' h_{22}'}{h_{22}' + h_{21}' h_{21}'}$$

$$h_{ie2} \approx h_{i1}' h_{22}' \quad r_b \approx h_{i1}' + h_{i1}'(1 + h_{21}') - r_e(1 + h_{21}') h_{21}'$$

$$h_{21e} \approx (1 + h_{21}') (1 + h_{21}') \quad r_c \approx \frac{(1 + h_{21}') h_{21}'}{h_{22}' + h_{21}' h_{21}'}$$

$$h_{22e} \approx h_{22}' + h_{22}' h_{21}' \quad a_e \approx (1 + h_{21}') h_{21}'$$


h's : COMMON EMITTER VALUES

' FIRST TRANSISTOR T1 ; ' SECOND TRANSISTOR T2

APPROXIMATIONS: $\Delta h'$; $\Delta h''$; h_{i2} ; h_{i2}' ; $h_{i1}' h_{22}' \ll 1$
 $h_{21}' \gg 1$


DARLINGTON CONNECTION

FIGURE 5




DARLINGTON CONNECTION WITH NOISE

FIGURE 7



COMPARISON OF CALCULATED AND MEASURED NOISE FIGURE VS SOURCE RESISTANCE

FIGURE 9



INPUT IMPEDANCE OF THE PREAMPLIFIER

FIGURE 11

3.2 WIDE BAND FEEDBACK AMPLIFIERS

F. D. Waldhauer - Bell Telephone Laboratories, Murray Hill




FIG. 1. FEEDBACK AMPLIFIER STRUCTURES FOR STABILIZING THE INDICATED TRANSFER FUNCTION. THE BLOCKS ALL REPRESENT PHASE REVERSING AMPLIFIERS OF HIGH GAIN.




FIG. 3. COMPOSITE TRANSISTORS: (a) TWO P-N-P UNITS, (b) NPN AND P-N-P COMBINED. THE AVALANCHE DIODES PROVIDE COLLECTOR VOLTAGE FOR THE INPUT TRANSISTOR. (c) CIRCUIT WHOSE HYBRID PARAMETERS ARE GIVEN.





FIG. 5. DEVELOPMENT OF SIGNAL FLOW DIAGRAM FOR COMPOSITE STAGE. (SEE MASON, PROC. IRE, SEPT 1953 AND MAY 1956; TRUAX "CONTROL SYSTEM SYNTHESIS" MCGRAW-HILL 1955, CHAP. 2)



- DESIGN METHOD:
1. ESTABLISH OPERATION POINTS.
 2. DETERMINE RELATION BETWEEN R_{E2} AND R_F FOR DESIRED α_{21} .
 3. EXPRESS OPEN LOOP GAIN, $T_{P/P}$, IN TERMS OF EITHER R_{E2} OR R_F .
 4. CHOOSE R_{E2} OR R_F FOR MAXIMUM VALUE OF $T_{P/P}$.
 5. CHECK RETURN DIFFERENCE FOR SECOND STAGE (APPROACHES A MAXIMUM OF $1 + \alpha_{CB2}$ AS R_{E2} INCREASES).
 6. MEASURE

FIG. 2. TWO-STAGE FEEDBACK AMPLIFIER SHOWING METHOD OF DESIGN WHEN HIGH-FREQUENCY STABILITY IS NOT OF PRIME CONCERN.




FIG. 4. (a) BASIC AMPLIFIER STRUCTURE INCLUDING COMPOSITE STAGE. (b) TRANSISTOR EQUIVALENT CIRCUIT. (c) EQUIVALENT CIRCUIT OF COMPOSITE STAGE.





FIG. 6. COMPLETE SIGNAL FLOW DIAGRAMS FOR COMPOSITE STAGE: IN (b), UNIMPORTANT BRANCHES ARE ELIMINATED.



$$T_{EP} = Y_{BP} Z_I M_{EB}, \text{ WHERE } \frac{1}{Z_I} = \frac{1}{Z_{O1}} + \frac{1}{R_{D1}} + \frac{1}{Z_B}$$

FIG. 7. AMPLIFIER INCORPORATING COMPOSITE STAGE




FIG. 8. GRAPHICAL METHOD OF DETERMINING RETURN RATIO




FIG. 9. MEASURED OPEN LOOP RESPONSE OF AMPLIFIER OF FIG. 7 SHOWING EFFECT ON TEP OF VARIATION IN α_{cb} OF TRANSISTORS.






FIG. 10. CLOSED LOOP GAIN AND PHASE CHARACTERISTIC

3.3 A TRANSISTORIZED HIGH VOLTAGE PUSH-PULL SWEEP GENERATOR USING HIGH IMPEDANCE TECHNIQUES

P. J. Anzalone - Radio Corp. of America, Camden



2 - Gain of an Emitter Follower



LET $g_m = \frac{i_e}{V_{be}}$

$V_{OUT} = i_e \times R_L$


$V_{be} = V_{IN} - V_{OUT}$

$G = \frac{V_{OUT}}{V_{IN}}$

FOR $R_L = 20K$
AND $g_m = 0.05$ mhos
 $G = 0.999$


$G = \frac{1}{\frac{1}{g_m R_L} + 1}$

3 - Maximum Input Resistance



$R_{IN} = \frac{V_{IN}}{I_{IN}} = \frac{V_{IN}}{V_{IN}/r_c} = r_c$


$R_{IN} = \frac{1}{\frac{1}{r_c} + \frac{1}{\beta R_L}}$ (PG. 109, "TRANSISTOR ELECTRONICS")



$$V_0 = G V_{IN}$$


$$R_{IN} = \frac{V_{IN}}{I_{IN}} = \frac{V_{IN}}{\frac{V_{IN} - V_0}{r_c}} = \frac{V_{IN} r_c}{V_{IN} - G V_{IN}} = \frac{1}{1-G} r_c$$

4 - Bootstrapped Collector Emitter Follower




UP TO 110 VOLTS SWING CAN BE OBTAINED


5 - Bootstrapped Collector Emitter Follower




6 - Bootstrap Sweep Generator



7 - Phase Splitter



8 - Voltage Doubler



9 - Complete Practical Sweep Generator

3.4 SERIES TUNED METHODS IN TRANSISTOR RADIO CIRCUITRY

W. F. Chow and D. A. Paynter - General Electric Company, Syracuse




FIGURE 1

EMITTER DEGENERATIVE AMPLIFIER




FIGURE 2

AN APPROXIMATE T EQUIVALENT CIRCUIT

$$h_{11} \cong r'_b + \frac{r_e + Z_2}{1 - a_b}$$

$$Z_2 = \frac{R_2 (r + j\omega L + \frac{1}{j\omega C})}{R_2 + r + j(\omega L - \frac{1}{\omega C})}$$

3

$$h_{21e} = \frac{a_b}{1 - a_b}$$

$$A_i = k \sqrt{\frac{a^2 + (\omega L - \frac{1}{\omega C})^2}{b^2 + e^2 (\omega L - \frac{1}{\omega C})^2}}$$

$$k = a_0 R_1$$

$$a = R_2 + r$$

$$b = [(R_1 + r'_b)(1 - a_0) + r_e](R_2 + r) + R_2 r$$


5

$$e = (R_1 + r'_b)(1 - a_0) + r_e + R_2$$


THE ANGULAR BANDWIDTH

7

$$Bw \cong \omega_0^2 C \sqrt{\frac{a^2 b^2}{a^2 e^2 - 2b^2}}$$



9 THE EFFECT OF R₁ ON GAIN AND BANDWIDTH



10 THREE STAGE DIRECT-COUPLED IF AMPLIFIER

$$A_i = \left| \frac{h_{21} R_1}{R_1 + h_{11}} \right|$$

$$= \left| \frac{a_b R_1}{(R_1 + r'_b)(1 - a_b) + r_e + Z_2} \right|$$

4

$$G = (A_i)^2$$

AT THE RESONANT FREQUENCY $\omega_0^2 LC = 1$

$$A_i \cong \frac{a_b}{1 - a_b}$$

FOR FREQUENCIES MUCH BELOW OR ABOVE ω_0


6

$$A_i \cong \frac{a R_1}{R_2}$$


$$a_b = \frac{a_0}{1 + j \frac{\omega}{\omega_{ab}}}$$

$$W_{ab} = 2\pi f_{ab}$$


8 f_{ab} = COMMON BASE ALPHA CUT OFF FREQUENCY



11 THE BANDPASS CHARACTERISTIC OF A 3 STAGE DIRECT COUPLED AMPLIFIER



SERIES TUNED EMITTER - TUNED
BASE OSCILLATOR
FIGURE 12



A C CIRCUIT OF THE OSCILLATOR
FIGURE 13

$$\frac{\omega_a}{\omega} \left(\frac{1}{\omega C_2} \right) \geq \left[r_i + \omega_a L_2 + (r_b' + r_e + r_2) \left(1 + \frac{\omega}{\omega_a} \right) \right]$$

3.-1.-1


$$\omega = \frac{1}{\sqrt{(L_1 + L_2) \left(\frac{C_1 C_2}{C_1 + C_2} \right)}}$$

FIGURE 14

3.5 A NEW APPROACH TO TRANSISTOR RECEIVER DESIGN


A. Proudfit, K. M. St. John, C. R. Wilhelmsen, and R. J. Farber - Hazeltine Research Corp., Little Neck

FIGURE #1




EVOLUTION OF THE TETRAJUNCTION TRANSISTOR

FIGURE #2




COMMON EMITTER OPERATION - FREEDOM OF GROUNDING

FIGURE #3



EQUIVALENT CIRCUIT SHOWING METHOD OF OBTAINING
COMMON EMITTER OPERATION IN BOTH TRIODES OF THE
TETRAJUNCTION TRANSISTOR

FIGURE #4



TYPICAL TRANSISTOR BIASING TECHNIQUES

FOR A CLASS B OUTPUT STAGE TO DRIVE A STANDARD 3 WATT 400 C/S MOTOR
 WE COMPUTE THE FOLLOWING CURVES OF COLLECTOR POWER DISSIPATION
 AGAINST AMPLITUDE.







PLATE 5. COMPLETE SERVO AMPLIFIER CIRCUIT



4.2 PHASE CONTROLLED TRANSISTOR POWER SUPPLY REGULATION

D. E. Deutch and H. J. Paz - Radio Corp. of America, Camden



PHASE REGULATED POWER SUPPLY
 FIGURE 1





FIGURE 2 PHASE CONTROL ACTION



TRANSISTOR SWITCH CIRCUIT
 FIGURE 3






FIGURE 4



DEVELOPMENTAL 12 VOLT, 0 TO 1 AMPERE
PHASE REGULATED POWER SUPPLY

FIGURE 5

ADVANTAGES

- LOW REGULATION DISSIPATION
- HIGH EFFICIENCY
- GREATER POWER CAPACITY
- IMPROVED HIGH TEMPERATURE PERFORMANCE

DISADVANTAGES

- COMPLEXITY?
- LARGE FILTER ELEMENTS
- DIFFICULTY IN OBTAINING VERY HIGH REGULATION

FIGURE 8

SUMMARY

REGULATION	4% 0 TO 1 AMP LOAD CURRENT
	1% 85 TO 145 VOLTS INPUT VOLTAGE
PHASE CONTROL	5° TO 80°
RIPPLE VOLTAGE	16 MV 1 AMP LOAD
REGULATOR TRANSISTOR	250 MW AVG DISSIPATION
OVERALL EFFICIENCY	78° 1 AMP LOAD

POWER SUPPLY PERFORMANCE

FIGURE 6

4.5 A NEW TRAMAG OSCILLATOR

A. J. Meyerhoff and R. M. Tillman - Burroughs Research Center, Paoli





FIGURE 1
TWO-WINDING TRAMAG (TRANSISTOR-CORE)
OSCILLATOR



VERT.
SCALE: 1V/square

HORIZ.
SCALE: 0.2 μs/square

FIGURE 2

TRAMAG OSCILLATOR OUTPUT - 700KC




FIGURE 3
TRAMAG TELEMETERING SUB-CARRIER OSCILLATOR




FIGURE 4
TRAMAG TELEMETERING
SUB-CARRIER DISCRIMINATOR, 400 cps
SIZE-- 3-1/2" X 5" X 2"




FIG. 6

THREE WAY COMPLEMENTED "OR" CIRCUIT
 TWO INPUTS ARE LOGICAL ZEROS
 THIRD INPUT IS THE TOP WAVEFORM
 LOWER WAVEFORMS ARE OUTPUTS
 HOR. 20 μSEC/CM VERT. 1 VOLT/CM




FIG. 7

THREE WAY COMPLEMENTED "OR" CIRCUIT
 ONE INPUT IS A LOGICAL ZERO
 TWO INPUTS ARE COMPLEMENTARY (TOP
 WAVEFORMS) "AND" OUTPUT (CENTER
 WAVEFORM) "OR" OUTPUT (LOWER WAVEFORM)
 HOR. 20 μSEC/CM VERT. 1 VOLT/CM




FIG. 8

OUTPUTS OF A TEN WAY COMPLEMENTED
 "OR" CIRCUIT (LOWER WAVEFORMS) COMPARED
 WITH THE OUTPUTS OF A THREE WAY
 COMPLEMENTED "OR" CIRCUIT (UPPER WAVE-
 FORMS). WHEN DRIVEN BY THE SAME
 INPUT SIGNAL.
 HOR. 20 μSEC/CM VERT. 1 VOLT/CM





FIG. 10

INPUT AND OUTPUT WAVEFORMS OF FOUR
 SEQUENTIAL THREE WAY COMPLEMENTED "OR"
 CIRCUITS WITH A CASCADING FACTOR OF
 THREE. TOP WAVEFORMS ARE INPUT AND
 OUTPUT OF THE SYSTEM WITH BLOCKS
 CONNECTED THROUGH INVERTED OUTPUTS.
 LOWER WAVEFORMS ARE WITH THE BLOCKS
 CONNECTED THROUGH NON-INVERTED OUTPUTS.


5.1 TEMPERATURE COMPENSATION OF TRANSFLUXORS

H. W. Abbott and J. J. Suran - General Electric Company, Syracuse




$B_p = 1605$ WEBERS / sq. cm.
 $H_c = .78$ OERSTEDS

FIGURE 1



(a) BLOCKED



(b) UNBLOCKED

FIGURE 2




FIGURE 3




Figure 4 - Ni Characteristics. Top curve legs 1-1, Bottom curve legs 1-2.

FIGURE 4




FIGURE 5




FIGURE 6





FIGURE 7




FIGURE 8




FIGURE 9




FIGURE 10






FIGURE 11




EXPERIMENTAL FOUR-HOLE TRANSFLUXOR

FIGURE 12



WINDING CONFIGURATIONS.

FIGURE 13



HYSTERESIS CURVES FROM AC DRIVING TERMINALS

FIGURE 14




FIGURE 15

5.2 COUNTING CIRCUITS USING FERROELECTRIC DEVICES

R. M. Wolfe - Bell Telephone Laboratories, Murray Hill




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6

5.3 SWITCHING CHARACTERISTICS OF MAGNETIC CORES AS CIRCUIT ELEMENTS

R. D. Torrey, A. I. Krell, and C. Meyer - Sperry Rand Univac, Philadelphia




FIGURE 1





FIGURE 2




FIGURE 3





FIGURE 4




FIGURE 5

5.4 TRANSIENT AND FREQUENCY RESPONSE CHARACTERISTICS OF FIELD EFFECT UNI-JUNCTION TRANSISTORS

J. J. Suran and B. K. Eriksen - General Electric Company, Syracuse

CURRENT EQUATIONS

$$J_p = q\mu_p pE - qD_p \nabla p$$

$$J_n = q\mu_n nE + qD_n \nabla n$$

CONTINUITY EQUATIONS

$$\frac{\partial p}{\partial t} = -\frac{(p-p_0)}{\tau_p} - \frac{1}{q} \nabla \cdot J_p$$

$$\frac{\partial n}{\partial t} = -\frac{(n-n_0)}{\tau_n} + \frac{1}{q} \nabla \cdot J_n$$

POISSON'S EQUATION

$$\nabla \cdot E = \frac{4\pi q}{\epsilon} (p - n + N_d - N_a)$$

SUPERPOSITION

$$J_T = J_p + J_n$$

FIGURE 1


HIGH-FIELD CASE

$$\gamma = \left| \left(\frac{\mu_n + \mu_p}{\mu_p} \right) \left(\frac{\sin \frac{\omega t_f}{2}}{\frac{\omega t_f}{2}} \right) \right| \left/ \frac{\omega t_f}{2} \right.$$

LOW-FIELD CASE


$$\gamma = \left| \left(\frac{\mu_n + \mu_p}{\mu_p} \right) \left(\frac{\tau_p}{t_f} \right) \left(\frac{1}{\sqrt{1 + \omega^2 \tau_p^2}} \right) \right| \left/ \text{TAN}^{-1} \omega \tau_p \right.$$

FIGURE 2




DOUBLE-BASE DIODE NOMENCLATURE

FIGURE 3




STATIC INPUT CHARACTERISTIC

FIGURE 4




Y-CURVES FOR THE UNIUNCTION TRANSISTOR (GERMANIUM)

FIGURE 5




VARIATION OF RESONANT FREQUENCY WITH INTERBASE POTENTIAL

FIGURE 6




SMALL SIGNAL FREQUENCY RESPONSE SILICON UNIUNCTION TRANSISTOR

FIGURE 7




INPUT CHARACTERISTIC WITH BISTABLE LOAD LINE

FIGURE 8



TRANSIENT RESPONSE IN HIGH FIELD REGION

(a)




TRANSIENT RESPONSE IN SATURATING REGION

(b)


SMALL SIGNAL TRANSIENT RESPONSES

FIGURE 9




MULTIVIBRATOR CIRCUIT

FIGURE 10




(a)



(b)

FIGURE 11



MULTIVIBRATOR TRANSIENT RESPONSE SILICON UNIUNCTION TRANSISTOR

FIGURE 12

72" = 1"
720 min.

49 = 1"
25
= 5.6 = 1"
168
3
196 = 1"