1957 TRANSISTOR AND SOLID STATE CIRCUITS CONFERENCE

1

1.1 A DECADE RING COUNTER USING AVAL ANCHE-OPERATED JUNCTION TRANSISTORS

J. E. Lindsay - Radio Corp. of America, Camden

- I. IMPROVED SWITCHING TIMES
- 2. CURRENT CONTROLLED N-TYPE NEGATIVE RESISTANCE CHARACTERISTICS SUITABLE FOR BISTABLE OPERATION
- 3. AVALANCHE DERIVED PROPERTIES RELATIVELY INSENSITIVE TO TEMPERATURE CHANGE
- 4. IMPORTANT FEATURES CAN BE DESCRIBED ANALYTICALLY





CURRENT FLOW SCHEMATIC FOR AVALANCHE OPERATION FIGURE 3



EMITTER INPUT CHARACTERISTIC AND LOAD LINES FOR THE BISTABLE FLIP-FLOP FIGURE 5





Ib





βIb' = HOLE CURRENT FROM EMITTER JUNCTION

I s = THERMAL CURRENT

Ve

Ic' = HOLE CURRENT INTO COLLECTOR JUNCTION (M-I) Ic' = CURRENT FROM AVALANCHE MULTIPLICATION AT COLLECTOR JUNCTION AN EQUIVALENT CIRCUIT





BISTABLE FLIP-FLOP FIGURE 6





DECADE COUNTER DRIVER FIGURE 8

COMMON EMITTER OUTPUT RESISTANCE

$$r_{d}^{i} = \frac{\left(\frac{V_{s}}{V_{c}}\right)^{n} - 1}{n} \frac{V_{c}}{I_{c}} \approx -\frac{1}{n} \frac{V_{c}}{I_{c}}$$

EMITTER INPUT CHARACTERISTIC

$$V_{e} = I_{e} \begin{bmatrix} \left(\frac{V_{s}}{(Vbd}\right)^{n} - \left(\frac{V_{c}}{Vbd}\right)^{n} \\ i - \left(\frac{V_{c}}{Vbd}\right)^{n} \end{bmatrix} R_{b} - I_{LO} R_{b}$$

FORMULAE FOR AVALANCHE OPERATION

AVALANCHE BREAKDOWN

AVALANCHE SUSTAIN VOLTAGE

(B+1)"

a' = -

AVALANCHE CURRENT GAIN

 $\frac{\alpha}{1 - \left(\frac{V_c}{Vbd}\right)^n} \beta^1 = -$

 $I = \frac{V_c}{I - \left(\frac{V_c}{V_c}\right)^r}$

 $I - \left(\frac{V_c}{Vbd}\right)^n$ Is

Ico = MIs =

FORMULAE FOR AVALANCHE OPERATION

1.2 TRANSISTOR CIRCUITS FOR MAGNETIC DRUM RECORDING G. R. Kuster - Ferranti Electric Limited, Toronto







1.3 LARGE SCALE TESTING OF SWITCHING SPEEDS OF JUNCTION TRANSISTORS Irwin Dorros - Bell Telephone Laboratories, Murray Hill

FIGURE I

SIMPLE COMMON EMITTER PULSE AMPLIFIER



Figure 2 THREE METHODS OF SWITCHING SPEED MEASUREMENTS

- 1. Direct measurement of rise time.
- 2. Small signal measurement in frequency domain.
- 3. Large signal slow speed measurement in the time domain.

Figure 4

PERTINENT RELATIONSHIPS AMONG THE PHYSICAL PARAMETERS OF THE TRANSISTOR

Figure 3 APPROXIMATION OF THE FREQUENCY DEPENDENCE OF ALPHA

$$\alpha(\omega) \approx \frac{\alpha_0 e^{-j\omega\delta}}{1 + j \omega/\omega_p}$$

 ω_n = cut-off radian frequency

 $\alpha_0 = d.c.$ short circuit current gain

$$\delta$$
 = time delay factor such that $\delta \omega_n$ = .2 radians

 $\alpha(\omega)$ = short circuit current gain

$$\omega_{n} \approx \frac{2D_{h}}{W_{o}^{2}}$$
$$\alpha_{o} \approx \frac{1}{1 + \frac{W_{o}^{2}}{2L_{b}^{2}}}$$

 $W_{z} \approx -d - f(\sqrt{v})$

$$1 - a_0 \approx \frac{w_0^2}{2L_b^2}$$
$$L_b = \sqrt{D_h} \tau_h$$

 $\tau_{\rm h}$ = mean hole lifetime in the base (pnp transistor assumed)

Figure 6

LINEAR ACTIVE REGION TRANSIENT

$$v_{c}(t) = I_{B}R_{L} \frac{\alpha_{o}}{1-\alpha_{o}} \left(1-e^{-\frac{\omega_{n}(1-\alpha_{o})t}{1+\delta\omega_{n}}}\right) - V_{cc}$$

$$\begin{bmatrix} \omega_{n}(1 - \alpha_{o}) \approx 1/\tau_{h} \\ \omega_{n} \delta \approx .2 \\ \alpha_{o} \approx 1 \end{bmatrix}$$

$$v_{c}(t) \approx \frac{I_{B}R_{L}}{1-\alpha_{o}} \left(1-e^{-t/1.2\tau_{h}}\right) - V_{cc}$$

Figure 5

RISE TIME DEPENDENCE ON CUT-OFF FREQUENCY, COLLECTOR CAPACITY AND EXTERNAL LOAD

$$t_o = K \left(\frac{1}{\omega_n} + R_L C_c \right)$$

t_o = rise time

R_L = load resistance

 $C_c = collector capacitance$

K = proportionality constant



Figure 8 CALCULATION OF RISE TIME ON A SMALL SIGNAL BASIS



Figure 10 CALCULATION OF RISE TIME ON THE LARGE SIGNAL BASIS



Equating coefficients and exponents:

$$\frac{I_{B}'R_{L}K}{[1 - \alpha_{0}(0)]\tau} = \frac{V_{CC}}{RC}$$
$$\overline{\omega_{n}} = \frac{1.2V_{CC}}{RCI_{B}'R_{L}K'}$$

0



IB





SHADED AREA IS THE DIFFERENCE BETWEEN THE CURVES $\frac{-I_{B'}R_{L}}{I-\alpha_{0}(0)}e^{-t/\tau *} = -V_{cc}e^{-t/rc}$



1.4 EFFECTS OF LOW TEMPERATURES ON TRANSISTOR CHARACTERISTICS

A. B, Credle - IBM, Poughkeepsie





95*0

GII (SOMA)

GII (IOOMA)

BII (4MA

BII (25MA) BII (50MA)

BII (100 MA)

FREQUENCY IN MEGACYCLES FIGURE 16



FIGURE 14

N

ADMIT TANCE 10

6

FIGURE 15

N

ADMITTANCE

.03

.02

.01

G12 25 MA

BI2 50 MA

BI2 25MA

G12 4 MA B12 4 MA





FIGURE 18



FIGURE 19

TRANSISTOR LOW TEMPERATURE PULSE TEST DATA





TRANSISTOR INVERTER TURN-ON OUTPUT PULSES FOR PEAK COLLECTOR CURRENT OF 8MA. AND TRANSISTOR TEMPERATURES OF -190°C., -145°C., -95°C., -45°C., AND 28°C. LOWER TEMPERATURES YIELD MORE RAPID RISE TIME. TIME SCALE 2 MICROSECONDS/CM.

FIGURE 21



TRANSISTOR INVERTER TURN-ON OUTPUT PULSES AT LIQUID NITROGEN TEMPERATURE FOR PEAK COLLECTOR CURRENTS OF 500 MA., 250 MA., 100 MA., 50 MA., AND 8 MA. LARGER CURRENTS YIELD MORE RAPID RISE TIME. TIME SCALE I MICROSECOND/CM.

FIGURE 22



TRANSISTOR INVERTER TURN-OFF OUTPUT Pulses At Liquid Nitrogen Temperature For Peak Collector Currents Of 500ma., 250ma., 100ma., 50ma., And 8ma. Lower Currents Yield More Rapid Fall Time. Time Scale Imicrosecond/cm.

FIGURE 23



TRANSISTOR INVERTER TURN-ON AND TURN-OFF OUTPUT PULSES AT LIQUID NITROGEN TEMPERATURE FOR PEAK Collector Current Of I Ampere. TIME Scale I microsecond/cm. FIGURE 24

7

A.2 BIAS CONSIDERATIONS IN TRANSISTOR CIRCUIT DESIGN Sorab K. Ghandhi – General Electric Company, Syracuse









FIGURE II

2.1 MILLIMICROSECOND TRANSISTOR CURRENT SWITCHING CIRCUITS Hannon S. Yourke - IBM Research Center, Poughkeepsie



BASIC TRANSISTOR BLOCK

NPN AND PNP BASIC TRANSISTOR BLOCKS WITH INPUT AND OUTPUT LEVELS SHOWN TO ILLUSTRATE COMPATIBILITY





"N" - WAY COMPLEMENTED "OR" CIRCUIT





2.2 DCTL COMPLEMENTING FLIP-FLOP CIRCUITS E. Gary Clark – Burroughs Research Center, Paoli



FIGURE I-A LOGICAL DIAGRAM, UNCONDITIONAL STEERING



FIGURE 1-B LOGICAL DIAGRAM, CONDITIONAL STEERING



APPLICATION OF A VOLTAGE TRANSLATING BLOCK AS A MEANS OF COUPLING.



BLOCK DIAGRAM OF FOUR COMPLEMENTED "OR" CIRCUITS IN SEQUENCE WITH A CASCADING FACTOR OF 3.



ECCLES JORDAN TRIGGER WITH VOLTAGE TRANSLATE BLOCKS AND PULLOVER TRANSISTORS





FIGURE 3



FIGURE 5





FIGURE 6





FIGURE 8







2.3 A NEW BISTABLE TRANSISTOR ELEMENT SUITABLE FOR DIGITAL COMPUTERS

C. D. Florida – Defence Research Board, Ottawa









+12 \downarrow i_1 i_7 \downarrow d_D +10 \downarrow d_T $d_$









SPECIFICATION

SWITCHING TIME	<	0.2 µ sec
OUTPUT FALL TIME WHEN DRIVING 5 SIMILAR STAGES	<	.0.2 u sec
OUTPUT RISE TIME WHEN DRIVING 5 SIMILAR STAGES	<	½ µsec.
OUTPUT LOAD CURRENT	>	30 m A
OUTPUT IMPEDANCE	<	20 A
RESOLVING TIME	<	1.5 µsec.

2

2.6 THE DESIGN OF DUAL-RANGE TRANSISTOR CIRCUITS FOR MINIMUM STANDBY-CURRENT SYSTEMS Howard E. Tompkins - University of Pennsylvania





Vcs(typ)=0.1 to 0.15 V. VBs(typ)= 0.2 V.



 $V_{b2} < 0 \qquad I_{C2} = 2 I_{C0}$ $V_{b2} < 0 \qquad I_{C2} = I_{C1} = I_{C0}$ $V_{b1} < 0 \qquad I_{C2} = 0$

"OFF" TRANSISTORS



(4) SUPPLY VOLTAGES AND SIGNAL RANGES



5 TYPICAL "AND-OR" GATES; CONTACT DIAGRAM







(9) CONTACT LOGIC DIAGRAM FOR HALF-ADDER OF SLIDE 8



(I) ALTERNATIVE INHIBIT CIRCUIT











O CONTACT DIAGRAM OF FULL ADDER WITH STORAGE, II TRANSISTORS PER STAGE



(12) LEADING EDGE DIFFERENTIATION IN AN "AND" GATE



(3) TRAILING-EDGE DIFFERENTIATION



(15) FLIP-FLOP WITH SET AND HOLD



- TT FOR THE TRANSISTOR TYPES USED, NEED "WORST-CASE" KNOWLEDGE OF
 - I. COLLECTOR BREAKDOWN VOLTAGE
 - 2. EMITTER BREAKDOWN VOLTAGE
 - 3. BOTTOMING VOLTAGE
 - 4. MAX. USEFUL COLLECTOR CURRENT
 - 5 BASE CURRENT FOR BOTTOMING, AS FUNCTION OF COLLECTOR CURRENT
 - 6. BASE VOLTAGE IN "ON" STATE
 - 7. ICO AND IBO AT MAX. OP TEMPERATURE & REQUIRED BASE VOLTAGE IN "OFF" STATE



(4) LEADING-EDGE DIFFERENTIATION

- (B "ON" CALCULATION FOR A STACK; DETERMINE:
- I. TOTAL "ON " CURRENT AT THE OUTPUT.
- REQUIRED BASE CURRENT FOR EACH TRANSISTOR DRIVING THAT OUTPUT,
- 3. DRIVE RESISTORS FOR EACH.
- 4. EMITTER CURRENT FOR EACH.
- IF SIMPLE STACK, TOTAL "ON" CURRENT FOR TRANSISTOR ON NEXT LEVEL.
- IF PARTIAL OUTPUT, MAKE "OFF" CALCULATION, THEN RESUME "ON" CALCULATION, TO BOTTOM OF STACK.
- (9 "OFF" CALCULATION FOR OUTPUT; DETERMINE:
- I. TOTAL "OFF" CURRENT AT OUTPUT, INCLUDING INHIBIT BLEEDER CURRENT,
- 2. MAX. "OFF" DROP IN DRIVE RESISTORS.
- 3. WORST "OFF" VOLTAGE AT OUTPUT.
- 4. MAX. ALLOWABLE SUPPLY RESISTOR.
- 5. TOTAL "ON" CURRENT; IF TOO LARGE A FRACTION GOES TO SUPPLY RESISTOR, REDUCE LARGEST DRIVE RESISTOR, OR USE BASE LOADING, THEN RECALCULATE FROM STEP. 2, ABOVE.





3.1 TRANSISTOR LOW NOISE PREAMPLIFIER WITH HIGH INPUT IMPEDANCE Andrew E. Bachmann, – General Electric Company, Syracuse



TRANSISTOR NOISE VS. FREQUENCY FIGURE O

G · Ni



FIGURE I

MEAN SQUARE VALUE OF THE TOTAL OUTPUT VOLTAGE: $\overline{V_{set}^2} * V_{tot}^* \cdot V_{tot} + \overline{v_{ta}^2} + \overline{v_e^2} + \overline{v_e^2} + 2r \left(\overline{v_e^2 \cdot v_e^2}\right)^{\frac{1}{2}}$ r * CORRELATION COEFFICIENT NOISE FIGURE F

F =
$$\frac{\overline{v_{tot}^2}}{v_{tot}^2} = 1 + \frac{\overline{v_e^2} + \overline{v_c^2} + 2r\sqrt{v_e^2} \cdot \overline{v_c^2}}{v_e^2}$$

 $\begin{array}{c} \overline{V_{1,h}^2} \\ \hline V_{1,h} \\ \hline \\ FOR LOW FREQUENCIES AND r = 0 \\ \hline \\ F \cong 1 + \frac{1}{4kTBRg} \left[\overline{V_{*}^2} + \overline{V_{*}^2} \left(\frac{R_{11} + R_{g}}{R_{21}} \right)^2 \end{array} \right]$

= A + B/Rg + C RgOPTIMAL SOURCE RESISTANCE: $Rg_{0} = \left[R_{11}^{2} + \left(\frac{\sqrt{2}}{\sqrt{2}} / \sqrt{2} \right) R_{21}^{2} \right]^{\frac{1}{2}}$

NOISE FIGURE OF GENERAL FOURTERMINAL NET WORK



Na "AVAILABLE NOISE POWER DUE TO THE AMPLIFIER ALONE

FOR ADDITIONAL NOISE IN THE SOURCE : N_{in} * n · kTB $F_n \frac{Sin/N_{in}}{-Son/N_{on}} * \frac{N_{on}}{G_n \cdot N_{in}} * 1 + \frac{F-1}{n}$

NOISE FIGURE : F = $\frac{(S/N)_i}{(S/N)_0} = \frac{N_0}{(S_0/S_i) \cdot N_i}$





NOISY FOUR TERMINAL NETWORK



1



DEGENERATIVE COMMON EMITTER DARLINGTON CONNECTION

FIGURE 6



NOISE FIGURE OF THE DARLINGTON CONNECTION





 $\begin{array}{l} \textbf{h}^*:: \text{COMMON EMITTER VALUES} \\ \textbf{F} \text{ FIRST TRANSISTOR } \textbf{T}_1: \textbf{T}_2 \\ \text{APPROXIMATIONS: } \boldsymbol{\Delta}^{\textbf{h}^*}: \boldsymbol{\Delta}^{\textbf{h}^*}: \textbf{h}_{12}: \textbf{h}_{12}: \textbf{h}_{11}: \textbf{h}_{22} \\ \text{h}_{21}: \gg \textbf{I} \end{array}$

DARLINGTON CONNECTION FIGURE 5



DARLINGTON CONNECTION WITH NOISE





3.2 WIDE BAND FEEDBACK AMPLIFIERS

F. D. Waldhauer - Bell Telephone Laboratories, Murray Hill



(à) (c) FIG. I. FEEDBACK AMPLIFIER STRUCTURES FOR STABILIZING THE INDICATED TRANSFER FUNCTION. THE BLOCKS ALL REPRESENT PHASE REVERSING AMPLIFIERS OF HIGH GAIN.







HYBRID PARAMETERS FOR COMPOSITE STAFE : $\frac{1}{Y_{11}} \doteq \frac{1}{Y_{bb1}} + (1 + \alpha_{cb1}) \frac{1}{Y_{bb2}}$ HIZ = Macz $\alpha_{21} \doteq (1 + \alpha_{cb1}) \approx cb2$ = I - Her Och Zdd, ±n

> ADDITIONAL EQUATIONS TO BE ADDED TO DIAFRAM: 3. Vas = (Ios - Its) Zas

8. If3 = (VE + Vas - Vo) yes 9. Vo = - IO ZL

FIG. 3. COMPOSITE TRANSISTORS : (a) TWO P.H.P UNITS, (b) NPH AND P.N.P COMBINED. THE AVALANCHE DIODES PROVIDE COLLECTOR VOLTAGE FOR THE INPUT TRANSISTOR. (C) CIRCUIT WHOSE HYDRID PARAMETERS ARE GIVEN.





- The Int I.
- 2. Ibs = 9m2 Vaz + IB If2
- FIE S. DEVELOPMENT OF SIGNAL FLOW DIAGRAM FOR COMPOSITE STAGE. (SEE MASON, PROC. IRE, SEPT 1953 AND MAY 1956; TRUTAL "CONTROL SYSTEM SYNTHESIS" ME GRAW - HILL 1955, CHAR 2)



DESIGN METHOD

- I. ESTABLISH OPERATING POINTS .
- 2. DETERMINE RELATION BETWEEN REZ AND RE FOR DESIRED 021.
- 3. EXPRESS OPEN LOOP GAIN , TP'P, IN TERMS OF EITHER REL OR RE
- 4. CHOOSE REZ OR RE FOR MAXIMUM VALUE OF TO'P
- S. CHECK RETURN DIFFERENCE FOR SECOND STAGE (APPROACHES A MAXIMUM OF I + OCOL AS REL INCREASES). 6. MEASURE
- FIG. 2. TWO-STAGE FEEDBACK AMPLIFIER SHOWING METHOD OF DESIGN WHEN HIGH-FREQUENCY STABILITY IS NOT OF PRIME CONCERN.



FIG 4. (a) BASIC AMPLIFIER STRUCTURE INCLUDING COMPOSITE STAGE. (b) TRANSISTOR EQUIVALENT CIRCUIT. (c) EQUIVALENT CIRCUIT OF COMPOSITE STAGE.





 $Z_{B} = \frac{1 - Z_{L} y_{CS} \sigma_{Cbs}}{1 - Z_{L} y_{CS} \sigma_{Cbs}} = D(s)$ FIG 6 COMPLETE SIGNAL FLOW DIAGRAMS FOR COMPOSITE STAGE: IN (b), UNIMPORTANT BRANCHES ARE ELIMINATED.



FIG 7. AMPLIFIER INCORPORATING COMPOSITE STAGE



FIG 10. CLOSED LOOP GAIN AND PHASE CHARACTERISTIC

3.3 A TRANSISTORIZED HIGH VOLTAGE PUSH-PULL SWEEP GENERATOR USING HIGH IMPEDANCE TECHNIQUES P. J. Anzalone - Radio Corp. of America, Camden



1 - Block Diagram of Sweep Generator





Vo = G VIN



4 - Bootstrapped Collector Emitter Follower



6 - Bottstrap Sweep Generator



8 - Voltage Doubler



5 – Bootstrapped Collector Émitter Follower







9 - Completer Practical Sweep Generator

3.4 SERIES TUNED METHODS IN TRANSISTOR RADIO CIRCUITRY W. F. Chow and D. A. Paynter – General Electric Company, Syracuse



$$h_{ii} \cong r_b^i + \frac{r_e + z_2}{i - a_b}$$

$$Z_{2} = \frac{R_{2} \left(r + j \omega L + \frac{1}{j \omega C}\right)}{R_{2} + r + j \left(\omega L - \frac{1}{\omega C}\right)}$$

$$h_{21e} = \frac{a_b}{1 - a_b}$$

3

5

• 7

$$A_{i} = k \sqrt{\frac{a^{2} + \left(\omega L - \frac{l}{\omega C}\right)^{2}}{b^{2} + e^{2} \left(\omega L - \frac{l}{\omega C}\right)^{2}}}$$

$$k = \alpha_{0} R_{1}$$

$$a = R_{2} + r$$

$$b = \left[\left(R_{1} + r_{b}' \right) \left(1 - \alpha_{0} \right) + r_{e} \right] \left(R_{2} + r \right) + R_{2} r$$

$$e = \left(R_{1} + r_{b}' \right) \left(1 - \alpha_{0} \right) + r_{e} + R_{2}$$

$$Bw \cong \omega_0^2 C \sqrt{\frac{a^2 b^2}{a^2 e^2 - 2b^2}}$$





$$A_{i} = \left| \frac{h_{2i} - R_{i}}{R_{i} + h_{ii}} \right|$$
$$= \left| \frac{a_{b} - R_{i}}{(R_{i} + r_{b}^{i})(i - a_{b}) + r_{e} + Z_{2}} \right|$$

4 $G = (A_i)^2$

6

AT THE RESONANT FREQUENCY ω_0^2 LC = 1

$$Ai \cong \frac{a_b}{1-a_b}$$

FOR FREQUENCIES MUCH BELOW OR ABOVE wo

$$a_{i} \cong \frac{\alpha R_{i}}{R_{2}}$$

$$\alpha_{b} = \frac{\alpha_{0}}{1 + j \frac{\omega}{\omega \alpha b}}$$

$$W_{ab} = 2\pi f_{ab}$$

fab = COMMON BASE ALPHA 8 CUT OFF FREQUENCY













3.5 A NEW APPROACH TO TRANSISTOR RECEIVER DESIGN

A. Proudfit, K. M. St. John, C. R. Wilhelmsen, and R. J. Farber - Hazeltine Research Corp., Little Neck





(b) TWO TRIODE TRANSISTORS

(C) TETRAJUNCTION TRANSISTOR









CONNEN EMITTER OPERATION - PREEDOM OF GROUNDING



EQUIVALENT CIRCUIT SHOWING METHOD OF OFTAINING COMMON EMITTER OPERATION IN BOTH THIODES OF THE TETRAJUNCTION TRANSISTOR





TYPICAL TRANSISTOR BIASING TECHNIQUES



BIASING TECHNIQUES FOR TETRAJUNCTION TRANSISTORS







- SPEAKER

RECEIVER SCHEMATIC

For 50 mw Output

Sensitivity	- µv/m	350 - 500
	- db below 1 V/m	66 - 69
ENSI	- µv/m	15 - 20
	- db below 1 V/m	94 - 97
1.0 Mc 6 db	Bandwidth - kc	6.0
AGC Figure	of Merit - db	32
Total Batter	ry Drain - ma	23
REC	EIVER CHARACTERISTIC	S

FIGURE #6

4.1 SOME SOLUTIONS TO PROBLEMS OF OPERATING GERMANIUM TRANSISTOR SERVO AMPLIFIERS AT HIGH AMBIENT TEMPERATURES

P. M. Thompson and J. Mitchell - Defence Research Board, Ottawa

PLATE 1

THERE IS A THERMAL EQUIVALENT OF OHM'S LAW

<u>POTENTIAL DIFFERENCE (VOLTS)</u> = RESISTANCE (OHMS) CURRENT (AMPERES)

> TEMPERATURE DIFFERENCE (* C) = THERMAL RESISTANCE THERMAL CURRENT (WATTS) = THERMAL RESISTANCE

THIS ALLOWS THE PEAK JUNCTION TEMPERATURE TO BE CALCULATED.





AT MAXIMUM OUTPUT THE COLLECTOR WAVEFORMS OF A CLASS B AMPLIFIER ARE



BUT IF A RECTIFIED, UNSMOOTHED, A.C. SUPPLY IS USED



COLLECTOR DISSIPATION = 0.

CIRCUIT DEVELOPMENT

R

FOR A CLASS B OUTPUT STAGE TO DRIVE A STANDARD 3 WATT 400 C/S MOTOR WE COMPUTE THE FOLLOWING CURVES OF COLLECTOR POWER DISSIPATION AGAINST AMPLITUDE.







USE TWO SUCH AMPLIFIERS IN PUSH PULL SHARING R.



COMPLETE SERVO AMPLIFIER CIRCUIT 23 \$330" AT MO THE D. 28 -248 (-24 27K THE TAPP 24 J. J. TEXAS 201 PPLY 330 J. J. HUD HES HASOOD DEGREE 2, 3, HOWETWELL HS 23 OR IS TO PREVENT VALUE NOT CRITICAL. THIS D. D. 1898 (AND HANT MINIATURE TRANSFORMER 10% to 10% CENTRE TAP GROUND WITH A SMALL LOSS THIS 2200

4.2 PHASE CONTROLLED TRANSISTOR POWER SUPPLY REGULATION D. E. Deuitch and H. J. Paz - Radio Corp. of America, Camden



PHASE REGULATED POWER SUPPLY FIGURE 1



FIGURE 2



TRANSISTOR SWITCH CIRCUIT





DIFFICULTY IN OBTAINING VERY HIGH REGULATION SUMMARY

FIGURE 8

4.5 A NEW TRAMAG OSCILLATOR

A. J. Meyerhoff and R. M. Tillman - Burroughs Research Center, Paoli



TWO-WINDING TRAMAG (TRANSISTOR-CORE) OSCILLATOR



VERT. SCALE : IV/square HORIZ. 0.2 µs/square SCALE :

FIGURE 2 TRAMAG OSCILLATOR OUTPUT - 700KC



FIGURE 3 TRAMAG TELEMETERING SUB-CARRIER OSCILLATOR



FIGURE 4 TRAMAG TELEMETERING SUB-CARRIER DISCRIMINATOR, 400 cps SIZE -- 3-1/2" X 5" X 2"



FIG. 6

THREE WAY COMPLEMENTED "OR" CIRCUIT Two Inputs Are Logical Zeros Third Input Is The Top Waveform Lower Waveforms Are Outputs Hor. 20 mµsec/cm Vert. 1 volt/cm



F16. 8

OUTPUTS OF A TEN WAY COMPLEMENTED "OR" CIRCUIT (LOWER WAVEFORMS) COMPARED WITH THE OUTPUTS OF A THREE WAY COMPLIMENTED "OR" CIRCUIT (UPPER WAVE-FORMS). WHEN DRIVEN BY THE SAME INPUT SIGNAL. HOR. 20 MJLSEC/CM VERT. 1 VOLT/CM



F16. 7

THREE WAY COMPLEMENTED "OR" CIRCUIT ONE INPUT IS A LOGICAL ZERO TWO INPUTS ARE COMPLIMENTARY (TOP WAVEFORMS)"AND" OUTPUT (CENTER WAVEFORM)"OR" OUTPUT (LOWER WAVEFORM) HOR. 20 MILSEC/CM VERT. 1 VOLT/CM



F16. 10

INPUT AND OUTPUT WAVEFORMS OF FOUR Sequential Three Way Complemented "OR" Circuits With A Cascading Factor Of Three. Top Waveforms Are Input And Output Of The System With Blocks Connected Through Inverted Outputs. Lower Waveforms Are With The Blocks Connected Through Non-Inverted Outputs.







d) +40° C +) 85° C 11 140° C Figure 5 - 8 - NI Characteristics. Top curve legs 3-1, Bottom curve legs 1-2.

FIGURE 4







FIGURE 7

4, 3-1

6.3-1

INIL 32

200



FIGURE 5











EXPERIMENTAL FOUR-HOLE TRANSFLUXOR FIGURE 12



(a) CONTROL WINDINGS

(b) SIGNAL WINDINGS

WINDING CONFIGURATIONS. FIGURE 13





HYSTERESIS CORVES FROM AC DRIVING TERMIN

FIGURE 14















5.3 SWITCHING CHARACTERISTICS OF MAGNETIC CORES AS CIRCUIT ELEMENTS

R. D. Torrey, A. I. Krell, and C. Meyer - Sperry Rand Univac, Philadelphia





5.4 TRANSIENT AND FREQUENCY RESPONSE CHARACTERISTICS OF FIELD EFFECT UNIJUNCTION TRANSISTORS

J. J. Suran and B. K. Eriksen – General Electric Company, Syracuse









6

. 22.5

IO K.C

IOO KC. FREQUENCY

SMALL SIGNAL FREQUENCY RESPONSE SILICON UNIJUNCTION TRANSISTOR

FIGURE 7

(qp) (qp)

Rez = 2.4 K

---- Rez .0



FIGURE 6





FIGURE 8



IO M.C

31







FIGURE 12

FIGURE 11

31~

72

72000

0 H

32