US009697883B2

(12) **United States Patent**
Baker et al.

(10) **Patent No.: US 9,697,883 B2**
(45) **Date of Patent: *Jul. 4, 2017**

(54) **OPTICAL INTERCONNECT IN HIGH-SPEED MEMORY SYSTEMS**

(71) Applicant: **Micron Technology, Inc.**, Boise, ID (US)

(72) Inventors: **Jacob Baker**, Boise, ID (US); **Brent Keeth**, Boise, ID (US)

(73) Assignee: **Micron Technology, Inc.**, Boise, ID (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

This patent is subject to a terminal disclaimer.

(21) Appl. No.: **15/052,161**

(22) Filed: **Feb. 24, 2016**

(65) **Prior Publication Data**

US 2016/0172020 A1 Jun. 16, 2016

Related U.S. Application Data

(63) Continuation of application No. 14/263,321, filed on Apr. 28, 2014, now Pat. No. 9,299,423, which is a continuation of application No. 13/080,376, filed on Apr. 5, 2011, now Pat. No. 8,712,249, which is a continuation of application No. 09/941,557, filed on Aug. 30, 2001, now Pat. No. 7,941,056.

(51) **Int. Cl.**

H04B 10/00	(2013.01)
G11C 11/4093	(2006.01)
G06F 13/16	(2006.01)
G11C 11/42	(2006.01)
G06F 13/28	(2006.01)
G06F 13/42	(2006.01)
H04B 10/80	(2013.01)
H04L 12/40	(2006.01)
H04Q 11/00	(2006.01)

(52) **U.S. Cl.**

CPC ***G11C 11/4093*** (2013.01); ***G06F 13/16*** (2013.01); ***G06F 13/1668*** (2013.01); ***G06F 13/287*** (2013.01); ***G06F 13/4234*** (2013.01); ***G11C 11/42*** (2013.01); ***H04B 10/802*** (2013.01); ***H04L 12/40013*** (2013.01); ***H04Q 11/0071*** (2013.01); *Y02B 60/1228* (2013.01); *Y02B 60/1235* (2013.01)

(58) **Field of Classification Search**

CPC ... H04B 10/152; H04B 10/801; H04B 10/802

See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,707,823 A 11/1987 Holdren et al.
5,146,607 A * 9/1992 Sood G06F 15/167 711/211

(Continued)

FOREIGN PATENT DOCUMENTS

EP 84985 A2 6/1998
WO 9319422 A1 9/1993

Primary Examiner — Dzung Tran

(74) *Attorney, Agent, or Firm* — Perkins Coie LLP

(57) **ABSTRACT**

A optical link for achieving electrical isolation between a controller and a memory device is disclosed. The optical link increases the noise immunity of electrical interconnections, and allows the memory device to be placed a greater distance from the processor than is conventional without power-consuming I/O buffers.

26 Claims, 7 Drawing Sheets



(56) **References Cited**

U.S. PATENT DOCUMENTS

5,243,703	A	9/1993	Farmwald et al.	
5,319,755	A	6/1994	Farmwald et al.	
5,355,391	A	10/1994	Horowitz et al.	
5,367,397	A	11/1994	Tajima	
5,432,823	A	7/1995	Gasbarro et al.	
5,544,319	A	8/1996	Acton et al.	
5,581,767	A	12/1996	Katsuki et al.	
5,606,717	A	2/1997	Farmwald et al.	
5,638,334	A	6/1997	Farmwald et al.	
5,903,370	A	5/1999	Johnson	
5,928,343	A	7/1999	Farmwald et al.	
5,949,562	A *	9/1999	Kubota	H04J 14/0224 398/79
6,185,352	B1	2/2001	Hurley et al.	
6,222,861	B1 *	4/2001	Kuo	H01S 5/0687 372/20
6,498,775	B1	12/2002	Fan et al.	
6,529,534	B1	3/2003	Yasuda et al.	
6,567,963	B1 *	5/2003	Trezza	G02B 6/43 716/118
6,603,896	B1 *	8/2003	MacCormack	H01S 3/06758 359/337.1
6,651,139	B1 *	11/2003	Ozeki	G06F 12/084 711/113
6,658,210	B1	12/2003	Fee et al.	
6,782,017	B1	8/2004	Kai et al.	
6,782,209	B2	8/2004	Copeland et al.	
7,133,610	B1	11/2006	Shimura et al.	
2001/0015837	A1	8/2001	Hung et al.	
2003/0187934	A1 *	10/2003	Nishikawa	H04L 12/5602 709/206

* cited by examiner


MEMORY
MODULE
113
109
100
104
108
PROCESSOR
MEMORY
CONTROLLER
MEMORY
DEVICE
112
108
113
109
112

FIG. 1


113
112
219
211
213
209
108a
207
205
201
203
T_0/R_0
T_1/R_1
T_{15}/R_{15}
TCMD0
TCMD9
TADD0
TADD1
TADD2
TADD11
TCLK
TCONTROL
104
DQ0
DQ1
DQ15
CMD0
CMD9
ADD0
ADD1
ADD2
ADD11
CLK
CONTROL
CMD

FIG. 2


XMTR:
RCVR:
V_{DD}
124
126
IN
LOGIC
116
241
108
128
120
137
138
139
134
135
BIAS
V_{DD}
OUT
LOGIC

FIG. 3


113
112
241
239
211
T/R
CMD
ADD
WAVE LENGTH ADJUST 235
237
219
108a
205
207
233
203
233
241
WAVE LENGTH DETECTOR
235
TADD
233
201
243
231
TCMD
203
T0/R0
WAVE LENGTH ADJUST
DQ0
DQ15
ADD
CMD
104

FIG. 4


113
112
112
112
219
T/R
211
T/R
211
R
213
R
213
111
108b
108b
108b
108b
205
T/R
201
T/R
201
T
203
T
203
DQ0
DQ15
CMD
CLK
104

FIG. 5



FIG. 6



FIG. 7

OPTICAL INTERCONNECT IN HIGH-SPEED MEMORY SYSTEMS

CROSS-REFERENCE

This application is a continuation of U.S. application Ser. No. 14/263,321, filed Apr. 28, 2014, which is a continuation of U.S. application Ser. No. 13/080,376, filed Apr. 5, 2011, now U.S. Pat. No. 8,712,249, which is a continuation of U.S. application Ser. No. 09/941,557, filed Aug. 30, 2001, now U.S. Pat. No. 7,941,056, each of which is incorporated herein by reference in its entirety.

TECHNICAL FIELD

The present invention relates to communicating at high speed data signals to and from memory storage devices such as DRAM memory devices.

BACKGROUND

As computer processor and DRAM (Dynamic Random Access Memory) memory speeds increase, their bus speeds increase also. This increased speed also increases signal noise at connection points where a memory controller and DRAM memory devices connect to a bus. In addition, the connections of the bus also have associated electrical properties such as capacitance and inductance which, while causing minimal problems at low data speeds, causes increasingly significant problems at high speed. Consequently, at high speed, conventional bus arrangements can introduce signal distortion, noise, delays and other unwanted spurious signal phenomenon.

Current memory devices commonly operate at hundreds of megahertz, but it is anticipated that computer bus speeds, which tend to run slightly slower than microprocessor speeds, will soon extend beyond 1 GHz. At such high frequencies, the minutest amount of signal aberration caused by the electrical properties of the electrical bus may cause severe and unexpected consequences. Additionally, the distance between components on a bus must be kept short, to minimize signal distortions and help insure that data and control signals reach their destination very quickly.

Accordingly, a memory bus structure which reduces or eliminates signal distortion, noise, and other problems and permits reliable high speed (e.g. greater than 1 GHz) operation is desired.

SUMMARY

In one aspect the invention provides a memory apparatus and method of its operation which utilizes an optical path connected between a memory controller or processor and at least one memory device for passing data between the controller or processor and memory device at high throughput speed.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other features and advantages of the invention will become more apparent from the detailed description of the exemplary embodiments of the invention given below with reference to the accompanying drawings in which:

FIG. **1** shows a generic overview of the present invention;

FIG. **2** shows one exemplary embodiment of the invention;

FIG. **3** shows a transistor-level view of the transmitter and receiver used in an exemplary embodiment of the invention;

FIG. **4** shows a second exemplary embodiment of the invention;

FIG. **5** shows a third exemplary embodiment of the invention;

FIG. **6** shows a fourth exemplary embodiment of the invention;

FIG. **7** shows a fifth embodiment of the invention.

DETAILED DESCRIPTION

The present invention uses one or more optical links between a processor and/or a memory controller and a DRAM memory device. The optical link includes, but is not limited, to optical fiber and optical waveguide links as described below in connection with various exemplary embodiments of the invention. FIG. **1** shows a high level block diagram of the present invention. A processor **100** is connected to a memory controller **104** which in turn is connected to a memory module **113** containing one or more memory devices **112** using one or more optical links **108**. The memory controller **104** and modules **113** have optical couplers which enable them to connect to the optical links **108** to maintain optical continuity. The modules **113** have optical plug-in connectors to the optical links **108**, but also have standard (non-optical) Dual Inline Memory Module (DIMM) connectors **109** for supplying power and other low-frequency signals.

In the context of the invention, the processor **100**, controller **104**, and memory devices **112** can be located either on the same die or located on separate dies. In some cases, processor **100** can also serve as the memory controller **104** in which case a separate memory controller **104** can be omitted.

FIG. **2** shows a first exemplary embodiment of the invention in which a single common optical link **108***a* transmits a plurality of data streams between a memory controller **104** and memory modules **113** using paired optical transmitters and receivers on opposite sides of link **108***a* pre-set to communicate at a respective wavelength. FIG. **2** shows the use of separate data (DQ), command (CMD), address (ADD), and clock (CLK) paths between controller **104** and each memory module **113** as is typical in a computer bus structure. It is also possible to send control and address data over the same data paths as is also well known in the art. For brevity, only the data (DQ) optical path will be discussed in detail, it being understood that the optical paths for other data and clock information sent by the controller will be handled the same except for the direction of data/clock pulse flow. It should also be understood that while the data (DQ) paths are bidirectional, the command/address and clock paths are unidirectional in that the dataflow is from controller **104** to the modules **113** and associated memory devices **112**.

As shown in FIG. **2**, each data DQ path of the memory controller **104** is coupled to a respective optical transmitting/receiving device $T_o/R_o \ldots T_{15}/R_{15}$, each collectively identified by the label **201**. Each transmitting/receiving device converts an electrical signal received from a DQ path of memory controller **114** and converts the electrical signal to an optical signal for transmission on optical link **108***a* to a memory module **113** over optical link **108***a*. Each transmitter/receiver **201** is also capable of receiving an optical signal from a module **113** and converting it to an electrical signal and sending it to controller **104** on a respective data (DQ) path.

In addition to the transmitter/receivers **201** provided on the controller side, respective transmitters **203** are also provided for converting each of the electrical signals on the command, address and clock signal paths to optical signals over link **108***a* and transmitting these optical signals to modules **113**. The transmitter/receivers **201** and transmitters **203** may form part of an electrical/optical converter **205**.

The FIG. **2** embodiment uses a single optical link **108***a* constructed as an optical fiber or optical waveguide between controller **104** and the memory modules **113**. In this way, many datapins of controller **104** communicate over a single optical link **108***a*. In order to keep the optical signals from the different data (DQ), command (CMD), address (ADDRESS), and clock (CLK) paths from interfering with each other, wave division multiplexing is employed so that the optical signals from each of the transmitter/receiver devices **201** and transmitter devices **203** have a respective optical carrier wavelength (frequency) which is modulated by data sent on the various signal paths from controller **104** to converter **205**. Likewise, the optical receiver portion of each transmitter/receiver **201** operates at a respective optical wavelength.

As further shown in FIG. **2**, the various optical signals from transmitter/receivers **201** and transmitters **203** are optically combined in a multiplexing portion of a wavelength division multiplexer/demultiplexer **207** for transmission over the common optical link **108***a* to memory modules **113**.

Each module **113** also contains a wave division multiplexer/demultiplexer **209** which receives the optically multiplexed signals on optical link **108***a* and wavelength demultiplexes them in a demutiplexer portion and passes the demuliplexed signals to respective transmitter/receivers **211**, which electrically connect to the data (DQ) paths of the memory devices **112**. In addition, the demultiplexed optical signals for the command (CMD), address (ADD) (or combined command/address) and clock (CLK) signal paths are passed on to receivers **213** which convert optical signals to electrical signals which are electrically coupled to the electrical command (CMD), address (ADD) and clock (CLK) signal paths of the memory devices **112**.

Data read from memory devices **112** is transmitted on the data (DQ) paths of the memory devices **112** to respective transmitter/receivers **211** where the electrical data is converted to an optical signal at a respective wavelength and sent to multiplexer/demultiplexer **209** where the data on the respective DQ optical paths is combined in the wave division multiplexer of multiplexer/demultiplexer **209**. This data is then sent over optical link **108***a* to multiplexer/demultiplexer **207** where it is demultiplexed and passed to respective transmitter/receivers **201** where the DQ optical data is connected to electrical DQ data which is sent to respective DQ data paths of controller **104**. FIG. **2** illustrates the optical coupling of two memory modules **113** to memory controller **104** through the electro-optical converter **205** provided at the memory controller **104** side of optical link **108** and an electro-optical converter and **219** provided on the memory modules **113**; however, it should be understood that any number of memory modules **113**, containing any number of memory devices **112**, may be optically coupled to controller **104** over optical link **108***a*.

FIG. **3** shows a simplified optical transmitter **116** and optical receiver **120** which may be used in the electro/optical transmitter/receivers **201**, **211** and in the electro/optical transmitters **203** and receivers **213**. A LED (Light Emitting Diode) or ILD (Injection Laser Diode) light emitter **124** in transmitter **116** provides a light output signal to an optical path **241** at a predefined wavelength, in response to an applied electrical signal at the gate of a transistor **126**. At the receiver **120** side, a photodiode **128** couples light pulses received from an optical path **241** to the gate of an n-channel transistor **134**. A p-channel biasing transistor **138** sources current to the n-channel transistor **134**. A resistor **135** is positioned between the gate of transistor **134**, as well as the drain of transistor **138**. The transistors **134** and **138** and resistor **135** form an inverting amplifier **137**. The output **139** of the inverting amplifier **137** is an electrical signal.

Although FIG. **3** illustrates the light transmitter **116** and receiver **120** as discrete components, these devices are actually integrated devices which may be integrated together with multiplexer/demultiplexer **207** on a converter **205** chip or integrated on the same chip as the memory controller **104**. At the module **113**, the transmitter **116** and receiver **120** are preferably integrated on the same chip which contains the multiplexer/demultiplexer **209**. It is also possible to integrate the transmitter **116** and receiver **120** on the module side within the actual memory devices **112** in which case each memory device **112** would contain its own converter circuit **219** shown in FIG. **3**.

Although a silicon substrate may be used for integrating the LED or ILD light emitter **124** and/or photodiode **128**, the more preferred substrate material for such devices, particularly for LED or ILD **124** is gallium arsenide, as known in the art. Finally, it should be understood that while FIG. **3** illustrates a unidirectional data path, in actuality the data (DQ) paths in a memory system are bi-directional and that an optical transmitter **116** and receiver **120** are therefore understood to be employed at each path end of a bidirectional optical link **108***a*, as shown by transmitter/receivers **201** and **211**.

As noted, the FIG. **2** arrangement relies on wavelength division multiplexing of the different signal paths which exist between memory controllers **104** and the individual memory devices **112**. Thus, each transmitter/receiver **201**, transmitter **203** and receiver **235** as well as multiplexer/demultiplexers **207**, **209** must operate at specified optical wavelengths. These wavelengths can be controlled using known filter circuits. However, it is often difficult to ensure that a manufacturer's device operates precisely at a predetermined wavelength. To this end, it is also known to adjust operating conditions of an electro/optical device to ensure that it operates at a predetermined wavelength.

FIG. **4** shows a modification of a portion of the system of FIG. **2**, where transmitting devices **201** and receiving devices **203** are shown as being wavelength-adjustable. For clarity, only the DQ**0** pin is shown, while DQ**1**-DQ**15** are implied, similar to the representation in FIG. **2**. During fabrication, the thicknesses and purities of the materials deposited as well as other factors make it difficult to fabricate a transmitter **203** and the transmitter portion of receiver/transmitters **201** and **211** to transmit at a precise predefined wavelength. Accordingly, the light emitters are wavelength adjustable. Wavelength detectors **233** are used to sense the nominal wavelength of an optically transmitted signal from each of the transmitters of devices **201** and **203** and data representing the sensed wavelength is fed back to controller **104** which determines if a transmitter is transmitting at its assigned wavelength and, if not, a wavelength adjuster **231** is operated by controller **104** which sends data to an addressed wavelength adjuster **231** for adjusting the wavelength over the command (CMD) signal path. Separate control signal paths can also be used for this purpose. The wavelength of optical signals sent by the data transmitters **211** in the modules **1.13** can also be sensed by the wave-

length detector **233** and adjustment data can be sent to addressed wavelength adjuster **235** on the module **113** which adjusts the wavelength of the transmitter portion of transmitter/receiver **211**. The adjustments can be accomplished during initialization of the memory system for operation.

FIG. **5** shows another embodiment of the invention, which utilizes an optical link **108***b* for each data path on an optical bus **111**. In this embodiment there is a one-to-one replacement of an electrical bus line which normally interconnects memory controller **104** with a memory module **113** with an optical link **108***b*. For simplicity, FIG. **5** only shows four such optical links (two DQ, one CMD of a CLK path). The individual optical links **108***b* connect with transmitter/receivers **211** or receivers **213** on the memory modules which convert the optical signals to electrical signals for use by memory devices **112** and electrical signals to optical signals for data read from the memory devices **112**.

As seen, there are several different techniques of optical data transmission which can be used on the optical link **108** in the present invention. These techniques can include but are not limited to Time Division Multiplexing (TDM). Using TDM, data from multiple pins can be used to occupy a single optical channel. Also, TDM can be used in conjunction with other optical data transmission schemes to reduce the number of optical channels (either fiber or wavelength) needed within an optical system. Two more examples of such techniques are Wavelength Division Multiplexing (WDM) and Frequency Division Multiplexing (FDM). Additionally, data compression techniques can be used. Such techniques have in common that they reduce the volume of data transmitted, the number of optical channels needed, or both.

An embodiment of the present invention using WDM is shown in FIG. **2**. WDM enables the simultaneous transmission of multiple data channels on the same physical optical link, by utilizing several different wavelengths on that optical link at the same time. An optical multiplexer (mux) portion of the multiplexer/demultiplexer **207**, **209** combines different wavelength bands from individual optical sources into a multiple wavelength light beam for simultaneous transmission through a common optical link. At the receiving end of the optical link, an optical demultiplexer (demux) portion of a multiplexer/demultiplexer **209** demultiplexes or spatially disburses collimated multiple wavelength light from the optical link into separate wavelength bands, each of which can be directed to an individual optical receiver. Although FIG. **2** shows combination of multiplexer/demultiplexer devices **207**, **209** it should be apparent that separate multiplexers and demultiplexers can be used as well to perform the required multiplexing and demultiplexing functions. Another optical transmission technique, as shown in FIG. **5**, uses a separate optical link for each data path.

It should also be noted that although all data paths (e.g., write/read data (DQ), command (CMD), address (ADD), clock (CLK) between the memory controller **104** and modules **113** are shown as utilizing optical transmission, it is also possible to use optical transmission only on the high speed data paths, e.g. the write/read data (CD) and clock (CLK) paths and utilize conventional electrical bus lines for slower speed data paths, e.g. command (CMB), address (ADD).

The present invention can use any modulation format in the optical link to optimize either Signal to Noise Ration (SNR) or bandwidth utilization. This could include conventional digital modulation techniques such as FM or Non Return To Zero (NRTZ).

The processor **100**, controller **104**, and memory devices **112** are typically located on separate dies with the memory devices being mounted on modules **113** which connect with the optical link **108***a* or **1086**. However, it is also possible to integrate the processor and memory devices on the same die, with the processor incorporating the functions of the memory controller or with the memory controller also being integrated on the processor die. In the case where they are located on the same die, an integrated optical waveguide can be used to link them. FIG. **6**, for example, shows an exemplary confined square pipe waveguide **212**. Positioned on die **200**, the waveguide **202** connects a processor with an integrated memory controller with DRAM **112**. The waveguide **200** has a first metal layer **208** on top, a second metal layer **210** on the bottom, end plates **212** connecting the top and bottom layers, and an optically transmissive insulator **214** in middle through which light pulses carrying data are transmitted. The two metal layers (**208**, **210**) act as waveguides confining the light pulses. The insulator **214** could be made of SiO2 which is commonly used in chip formation. Furthermore, in those configurations where the processor **204** and memory devices **206** are not on the same wafer or die and the module **113** and controller **104** are omitted, the waveguide **202** could also be implemented in freespace (air or vacuum).

FIG. **7** shows an optical link **108***c* in the form of a flexible optical fiber. Using such a fiber, a processor **100** and memory devices **112** can be integrated on separate dies residing in separate planes and packaged separately or together, with the processor **100** and memory devices **112** being interconnected by the flexible optical fiber **108***c*. This allows easier fabrication of the bus lines as well as non-planar stacking of processor **100** and DRAM devices **112** in separate or common packaging.

All of the above embodiments have in common that they achieve electrical isolation between the memory device **112** and the controller **104**. They also make the optical link **108***a*, **108***b*, and **108***c* interconnections immune to noise, including at high frequency. Because the link is operated at high frequency, the clock signal for latching in data is sent with the data. Because fiber optic links do not affect pulse shape as do conventional electrical links, the memory devices **112** can be placed a greater distance from the controller **104** than is conventional. An additional advantage of the invention is that fiber optic links have lower power dissipation than conventional electrical links. This is because fiber optic links do not require I/O buffers, which consume power and also slow the propagation rate at which data is transferred.

While the invention has been described and illustrated with reference to specific exemplary embodiments, it should be understood that many modifications and substitutions can be made without departing from the spirit and scope of the invention. Accordingly, the invention is not to be considered as limited by the foregoing description but is only limited by the scope of the appended claims.

We claim:

1. A computer system, comprising:

a processor; and

a memory system connected to said processor, said memory system comprising:

a memory controller;

at least one memory device;

an optical path connected between said memory controller and said at least one memory device for optically passing data between said controller and said at least one memory device;

a first electro-optical converter configured to convert an electrical signal output from said controller to an optical signal for transmission on said optical path; and

a second electro-optical converter configured to convert an optical signal on said optical path to an electrical signal and to transmit said electrical signal to said controller,

wherein said controller and at least one memory device are integrated on the same die.

2. A computer system of claim **1**, wherein said controller is configured to transmit data to said at least one memory device through said optical path.

3. A computer system of claim **1**, wherein said controller is configured to receive data from said at least one memory device through said optical path.

4. A computer system of claim **1**, wherein said optical path comprises a plurality of multiplexed optical channels, said data being transmitted over said multiplexed optical channels.

5. A computer system of claim **1**, wherein said first electro-optical converter is wavelength-adjustable.

6. A computer system of claim **5**, further comprising a wavelength-sensing mechanism connected to said controller, the wavelength-sensing mechanism configured to provide wavelength information to said controller with respect to an optical signal on said optical path.

7. A computer system of claim **1**, further comprising:

a multiplexer associated with said controller and configured to multiplex said optical channels, and

a demultiplexer associated with said at least one memory device and configured to demultiplex said multiplexed optical channels.

8. A computer system of claim **1**, comprising:

a multiplexer associated with said at least one memory device and configured to multiplex optical channels and providing multiplexed optical channels to said optical path; and

a demultiplexer associated with said memory controller and configured to demultiplex said multiplexed optical channels.

9. A computer system of claim **1**, comprising an optical multiplexer and demultiplexer located on each side of said optical path.

10. A computer system of claim **1**, wherein said at least one memory device is located on a memory module.

11. The computer system of claim **10**, wherein said memory module comprises an electro-optical converter configured to connect optical data from said optical path to electrical signals for said at least one memory device.

12. A computer system of claim **11**, wherein said wavelength sensing mechanism is located at a controller side of said optical path.

13. A computer system of claim **12**, wherein said controller is configured to provide wavelength adjustment information to said converter.

14. The computer system of claim **1**, wherein said processor, controller, at least one memory device and optical path are all integrated on the same die.

15. The computer system of claim **1**, wherein said processor and at least one memory device are provided on separate dies.

16. The computer system of claim **15**, wherein said separate dies are provided in a common package.

17. A method of operating a memory system, the method comprising:

receiving, at a first electro-optical converter, an electrical signal from at least one memory device;

converting, via the first electro-optical converter, said received electrical signal into an optical signal;

transmitting said optical signal over an optical path to a second electro-optical converter;

converting, via the second electro-optical converter, said received optical signal into an electrical signal; and

transmitting said electrical signal to a memory controller,

wherein said memory device, memory controller, first electro-optical converter, and second electro-optical converter are all on integrated the same die.

18. The method of claim **17**, wherein said optical path comprises a plurality of multiplexed optical channels, said optical signal being transmitted over said multiplexed optical channels.

19. The method of claim **18**, further comprising:

multiplexing optical channels and providing multiplexed optical channels to said optical path; and

demultiplexing said multiplexed optical channels.

20. The method of claim **18**, wherein the memory system comprises an optical multiplexer and demultiplexer located on each side of said optical path.

21. The method of claim **18**, wherein converting, via the first electro-optical converter, said received electrical signal into the optical signal comprises adjusting the wavelength of said optical path.

22. The method of claim **18**, further comprising multiplexing said optical channels, and demultiplexing said multiplexed optical channels.

23. The method of claim **17**, wherein said at least one memory device is located on a memory module.

24. The method of claim **17**, further comprising providing wavelength information to said controller with respect to an optical signal on said optical path.

25. The method of claim **24**, wherein said controller provides wavelength adjustment information to said first electro-optical converter.

26. The method of claim **17**, further comprising integrating a processor for communicating with said at least one memory device within the same die.

* * * * *