SENSING METHOD AND APPARATUS FOR RESISTANCE MEMORY DEVICE

Inventor: R. Jacob Baker, Meridian, ID (US)
Assignee: Micron Technology, Inc., Boise, ID (US)

Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Appl. No.: 10/422,849
Filed: Apr. 25, 2003

Prior Publication Data

Related U.S. Application Data
Continuation of application No. 09/939,655, filed on Aug. 28, 2001, now Pat. No. 6,577,525.

Int. Cl. ........................................... G11C 11/00
U.S. Cl. ........................................... 365/148; 365/158
Field of Search .................................. 365/148, 158, 365/171, 173, 207, 209

ABSTRACT

An MRAM memory integrated circuit is disclosed. Resistance, and hence logic state, is determined by discharging a first charged capacitor through an unknown cell resistive element to be sensed at a fixed voltage, and a pair of reference capacitors. The rate at which the parallel combination of capacitors discharge is between the discharge rate associated with a binary '1' and '0' value, and thus offers a reference for comparison.

19 Claims, 7 Drawing Sheets
FIG. 1

ROW LINES

bit lines
FIG. 7

- CPU
- Floppy Disk Drive
- CD ROM Drive
- I/O Device
- ROM
- MRAM

SENSING METHOD AND APPARATUS FOR RESISTANCE MEMORY DEVICE

CROSS REFERENCE TO RELATED APPLICATIONS

The present application is a continuation application of U.S. patent application Ser. No. 09/939,655, filed on Aug. 28, 2001, now U.S. Pat. No. 6,577,525 issued on Jun. 10, 2003, the disclosure of which is herewith incorporated by reference in its entirety.

FIELD OF THE INVENTION

The present invention relates to the field of resistor-based memory circuits. More particularly, it relates to a method for precisely sensing the resistance value of a resistor-based memory cell, for example, a Magnetic Random Access Memory (MRAM) magnetic memory cell.

BACKGROUND OF THE INVENTION

A resistor-based memory such as a magnetic random access memory (MRAM) typically includes an array of resistor-based magnetic memory cells. The logic state of such a magnetic memory cell is indicated by its resistance. One resistance value, e.g., the higher value, may be used to signify a logic high while another resistance value, e.g., the lower value, may be used to signify a logic low. The value stored in each memory cell can be determined by measuring the resistance value of the cell to determine whether the cell corresponds to a logic high or low. Such direct measurements are often difficult to simply and easily implement and require a number of comparators which increases the cost and size of the memory circuit. A simplified, more reliable method of sensing the resistance value of a resistor-based memory cell is desired.

SUMMARY OF THE INVENTION

The present invention provides a simple and reliable method and apparatus for sensing the logic state of a resistor-based memory cell. Resistance is measured by first charging a first capacitor to a predetermined voltage, discharging the first capacitor through a resistance to be measured while discharging a second capacitor through an associated reference resistance of known value and comparing the discharge characteristics e.g., the discharge voltage of two capacitors to determine a value of resistance to be measured relative to the reference resistance.

In one exemplary embodiment, a pair of second capacitors are used, each discharging through an associated reference resistance, one having a value corresponding to one possible resistance value of the memory cell to be measured and the other having a value corresponding to another possible resistance value of the memory cell to be measured. The combined discharge characteristics of the pair of second capacitors, e.g., an average of the discharge capacitor voltage, is compared with the discharge characteristics e.g., the discharge voltage of the first capacitor to determine a value of the resistance to be measured relative to an average value of the two reference resistances.

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other features and advantages of the invention will become more apparent from the detailed description of the exemplary embodiments of the invention given below with reference to the accompanying drawings in which:

FIG. 1 shows the invention employed in an exemplary MRAM device;

FIG. 2 shows a schematic diagram of one aspect of the invention;

FIG. 3 shows a schematic diagram of an additional aspect of the invention;

FIG. 4 shows the discharge rate characteristics of capacitors employed in the invention;

FIG. 5 shows a schematic diagram of an additional aspect of the invention;

FIG. 6 shows a schematic diagram of an additional aspect of the invention; and

FIG. 7 shows the invention utilized in a computer system.

DETAILED DESCRIPTION OF THE INVENTION

A portion of a MRAM array 100 with which the present invention may be used is shown in FIG. 1. The logical state of an MRAM memory element e.g., 204 is represented by the resistance of that element. In the present invention, resistance is determined by holding a voltage constant across a cell’s resistive element and comparing a voltage produced by the current that flows through that resistive element with a voltage produced by the current flow through a known reference resistance. To read the binary state of a memory cell element, the absolute magnitude of resistance need not be known; only whether the resistance is above or below a value that is intermediate to the logic high and logic low values. Accordingly, to provide a reference current flow for comparison purposes the resistive elements within rightmost column 108 of array 100 are preprogrammed to hold all ‘0’ values, while those within column 110 immediately to its left are preprogrammed to hold all ‘1’ values. The current flowing through these two columns when a particular row line of the array 100 is selected by grounding a rowline, e.g., rowline 120, will heretofore be designated as I_o and I_1 as shown in FIG. 1.

During the reading process, all column and row lines are driven with the same array voltage V_A, except for the one row line, e.g., 120 that is desired to be read. That row line 120 is driven to ground. When row 120 is grounded, a resistive element of a selected column, e.g., column 109, can be read by a sensing circuit 300 described below. As shown in FIG. 1, both ends of all resistive elements not being measured are maintained at the same potential, V_A. Thus, unwanted current flow through these resistive elements due to “sneak” resistance is negligible. A current I_sense flows through the grounded resistive element of a selected column within the row 120 for allowing measurement of the resistance by the sensing circuit 300 (not shown in FIG. 1).

FIG. 2 shows a circuit 200 for regulating current through and voltage across a resistive element 204 being measured. An operational amplifier 220 has one terminal 222 connected to V_A, while the other terminal 224 is connected to the column line 109 for the resistance element 204 which is being sensed. The gate 242 of NMOS transistor 240 is connected to the output of operational amplifier 220. The source 246 of transistor 240 is connected to one terminal of the resistive element 204 being read, while the other terminal of resistive element 204 is driven to ground by the grounding of wordline 120 described earlier. Operational amplifier 220 and transistor 240 act in concert to keep one terminal of resistive element 204 stably at V_A despite the fact that the other terminal is grounded. In this way, I_sense can flow through transistor 240 and resistive element 204, while current lost through sneak resistor 225 is minimized.

To sense the amount of resistance of resistance element 204, the current flow through resistance element 204 must be
determined, since the voltage across resistance element 204 is held constant at $V_s$. FIG. 3 shows how the current regulating circuit 200 combined with a voltage comparator 304, and a reference voltage generating circuit 115 to provide a method and apparatus for determining current flow through sensed resistance element 204. As shown in FIG. 3, the active wordline 120 is also connected to reference resistance elements R0 and R1 associated with column lines 108 and 110, which are pre-set to ‘0’ and ‘1’ resistance values, respectively. Each column line of array 110 which has resistance elements which may be written to or read has its own sensing circuit and comparator which are active when the column is addressed to select with the grounded rowline, which resistive memory element within a given row being read. Thus, connection line 320 shows how the reference voltage generating circuit 115 is connected to other columns of array 100. As noted, each column line (e.g. 109 shown in FIG. 3) has a voltage having a reference input 113 and sensed output 117. The reference voltage generating circuit 115 includes a first 202 and second 244 regulating circuit each associated with a respective reference resistance element 108, 110. These regulating circuits respectively hold the voltage across reference resistors elements 108 and 110 at $V_s$ in the manner described above with reference to FIG. 2. The resistance elements $R_0, R_1$ have respective known resistance values corresponding to one of the logic states of a memory element and the other corresponding to the other possible logic state. The reference voltage generating circuit 115 also includes capacitors $C_1$ and $C_2$ respectively associated with the reference resistance elements $R_0$ and $R_1$. Each of the capacitors $C_1$ and $C_2$ has one lower terminal grounded and the other upper terminal connectable to a common voltage line 132 through a respective switch element 134, 136. The switch elements 134, 136 are configured to connect the upper terminals of the capacitors $C_1, C_2$ to either a source of voltage $V_s$ or to the common voltage line 132. The common voltage line 132 is connected to the reference voltage input 113 of comparator 304. As noted, the comparator 304 also has a voltage input 116. This is connected through another switch element 206 to an upper terminal of a sensing capacitor $C_{sense}$, the lower terminal of which is grounded. Switch element 206 is adapted to connect the upper terminal of comparator $C_{sense}$ to either a source of voltage $V_s$ or to the input 116 of comparator 304. The input 116 is also connected to the upper (drain) terminal of transistor 240 which has its source terminal connected to the resistance element 204, the resistance of which is to be measured. All of the switch elements 134, 136 and 206 switch together to either connect the upper terminals of capacitors $C_{sense}, C_1$, an $C_2$ to the voltage $V_s$ or to connect the upper terminal of a sensing capacitor $C_{sense}$ to input 116 and the upper terminals of capacitors $C_1$ and $C_2$ to common voltage line 132. When the switch elements are in the latter condition the capacitors $C_{sense}, C_1$, and $C_2$ are connected in a way which provides the current flows $I_0, I_1$ and $I_{sense}$ through respective resistance elements $R_0, R_1$ and 204. The circuit of FIG. 3 operates as follows. Capacitors $C_{sense}, C_1$, and $C_2$ are first fully charged to $V_s$ by switch elements 134, 136 206 simultaneously connecting their upper terminals to a $V_s$ voltage source. After the capacitors $C_{sense}, C_1$, and $C_2$ are charged the switch elements 134, 136, and 206 are simultaneously operated to connect the upper terminal of capacitor $C_{sense}$ to input 116 and the upper terminal of capacitors $C_1$ and $C_2$ to the common voltage line 132. As a result all three capacitors begin discharging in unison in the direction symbolized by current flow arrows $I_{sense}, I_0$ and $I_1$. The rate at which the capacitors $C_1$ and $C_2$ discharge is determined by the resistance of the path through which they discharge. The capacitor $C_{sense}$ will also discharge through resistance element 204 and the decaying voltage on capacitor 204 is applied to sense voltage input 116 of comparator 304. The discharge of both capacitors simultaneously will provide a reference voltage on voltage 132 which is the average voltage instantly on capacitors $C_1, C_2$. Thus, as capacitors $C_1$ and $C_2$ discharge, this average voltage will decay. This average voltage is applied to the reference voltage input of comparator 304. The capacitor $C_{sense}$ will discharge significantly faster if resistance element 204 has a resistance representing a ‘0’ value (e.g. 950 $\Omega$) than a resistance representing a ‘1’ value (e.g. 1 $\Omega$). Consequently, the voltage on $C_{sense}$ will discharge either more slowly or more quickly than the average voltage of $C_1$ and $C_2$ hereafter noted as $V_{av}$. The combined average voltage across capacitors $C_1$ and $C_2$ as seen by comparator 304 decays with time as shown by $V_{av}$ in FIG. 4. The advantage between the decaying voltage on capacitor Sense when a logical ‘1’ and a ‘0’ resistance is set in resistance element 204. Because the resistive memory element 204 being sensed will either store a 1 or a 0, its discharge voltage $V_{sense}$ will (intentionally) never equal to $V_s$, instead $V_{sense}$ will always be measurably higher or lower than $V_s$. Accordingly, the difference between the sensed and reference discharge voltages ($V_{sense}$ and $V_{av}$) will be compared by the comparator 304 at sense time $t_s$ which will provide an electrical ‘1’ or ‘0’ output representing the stored logic value of resistance element 204. Thus, determining whether a resistive memory element holds a ‘1’ or a ‘0’ does not require quantitatively measuring $V_{sense}$ instead, it is only necessary to compare $V_{sense}$ with $V_{av}$ using a comparator 304. A circuit for comparing $V_{sense}$ to $V_{av}$ can be achieved with less components than a circuit for quantitatively measuring $V_{sense}$. The frequency with which the voltages $V_{sense}$ and $V_{av}$ can be compared is limited only by the capacitance values of $C_1, C_2$, and $C_{sense}$ which must also produce an integrating effect across their respective resistance elements. 

FIG. 5 shows another embodiment in which only a single capacitor $C_{av}$ is used in the reference voltage across 115. In such an embodiment, the desired $V_{av}$ could be obtained by discharging capacitor $C_{av}$ across a single resistor $R_{medium}$ of known value which lies between resistance values corresponding to a logical ‘0’ and ‘1’ value. For example, if 950 $\Omega$ corresponds to a typical MRAM resistance for a binary ‘0’, and 1 $\Omega$ corresponds to the typical MRAM resistance for a binary ‘1’, then a median resistance value is set for example at 975 $\Omega$. By discharging capacitor $C_{av}$ across such a median resistance, a value for $V_{av}$ for comparison with $V_{sense}$ can be provided. In this embodiment, the $R_{medium}$ resistance can be provided by using a single column, e.g. 108, of reference resistance elements in array 100 having this value, or dispensing with reference resistance element in the array in favor of an out-of-array reference resistance element which has the $R_{medium}$ value.

FIG. 6 illustrates how the current regulating circuit 200 and sensing circuit 300 of the invention are arranged with a memory array 100. In FIG. 6, the columns which connect with storage resistive elements are labeled 107, 109, while the reference columns remain shown in 108, 110. The sensing circuit 300 of the present invention compares two discharge voltages $V_{sense}$ and $V_{av}$ and immediately
makes a determination which logical value to output on bit-out line 330. Thus, a method and apparatus for quickly measuring MRAM values while minimizing the number of necessary components is achieved.

FIG. 7 is a block diagram of a processor-based system 350 utilizing a MRAM array 100 constructed in accordance with one of the embodiments of the present invention. The processor-based system 350 may be a computer system, a process control system or any other system employing a processor and associated memory. The system 350 includes a central processing unit (CPU) 352, e.g., a microprocessor, that communicates with the MRAM array 100 and an I/O device 354 over a bus 356. It must be noted that the bus 356 may be a series of buses and bridges commonly used in a processor-based system, but for convenience purposes only, the bus 356 has been illustrated as a single bus. Ascend I/O device 306 is illustrated, but is not necessary to practice the invention. The processor-based system 350 also includes read-only memory (ROM) 360 and may include peripheral devices such as a floppy disk drive 362 and a compact disk (CD) ROM drive 364 that also communicates with the CPU 352 over the bus 356 as is well known in the art.

While the invention has been described and illustrated with reference to specific exemplary embodiments, it should be understood that many modifications and substitutions can be made without departing from the spirit and scope of the invention. Accordingly, the invention is not to be considered as limited by the foregoing description but is only limited by the scope of the appended claims.

What is claimed is:

1. A resistive memory sensing circuit comprising:
   first electrical discharge means for discharging a first stored electrical charge through a reference resistance according to a first predictable discharge characteristic, said reference resistance including a plurality of reference resistors;
   second electrical discharge means for discharging a second stored electrical charge through a memory storage resistor according to a second discharge characteristic, said memory storage resistor having one of a first or a second programmed resistance, and said resistive comparison means for comparing said first and second discharge characteristics.

2. A resistive memory sensing circuit as defined in claim 1 wherein said plurality of reference resistors comprises first and second reference resistors having respectively a resistance equal to said first and said second programmed resistance.

3. A resistive memory sensing circuit as defined in claim 1 wherein said first stored electrical charge is stored in a first capacitive structure and said second stored electrical charge is stored in a second capacitive structure.

4. A resistive memory sensing circuit as defined in claim 3 wherein said first capacitive structure comprises first and second signal lines of said resistive memory sensing circuit, and said second capacitive structure comprises a third signal line of said resistive memory sensing circuit.

5. A resistive memory sensing circuit as defined in claim 4 wherein said comparison means comprises a comparator circuit having a first input mutually coupled to said first and second signal lines and a second input coupled to said third signal line.

6. A resistive memory sensing circuit as defined in claim 5 wherein said comparator circuit is adapted to compare a first voltage of said first and second signal lines to a second voltage of said third signal line at a particular time, said first and second voltages defining respective aspects of said first and second discharge characteristics at said particular time.

7. A resistive memory sensing circuit as defined in claim 1 wherein said first and second discharge characteristics include a first discharge rate of said first stored electrical charge and a second discharge rate of said second stored electrical charge respectively.

8. A method of sensing a logical state of a memory storage device comprising:
   receiving a first controlled electrical current at a reference resistor from a first capacitor and maintaining a first controlled voltage across said reference resistor during a first time interval;
   receiving a second controlled electrical current at a memory storage device from a second capacitor and maintaining a second controlled voltage across said memory storage device during said first time interval, said first and second controlled voltages being substantially equal to one another;
   comparing a first capacitor voltage taken across said first capacitor with a second capacitor voltage taken across said second capacitor during a second time interval subsequent to said first time interval to produce a comparison result; and
   relating said comparison result to said logical state of said memory storage device.

9. A method of sensing a logical state of a memory storage device as defined in claim 8 wherein said first capacitor comprises a first signal line of an integrated circuit memory device and said second capacitor comprises a second signal line of said integrated circuit memory device.

10. A method of sensing a logical state of a memory storage device as defined in claim 8 wherein said comparing said first capacitor voltage with said second capacitor voltage comprises applying said first capacitor voltage to a first input of a comparator circuit and applying said second capacitor voltage to a second input of said comparator circuit to produce an output signal representing said comparison result at an output of said comparator circuit.

11. A method of sensing a logical state of a memory storage device as defined in claim 10 wherein said relating said comparison result to a logical state of said memory storage device comprises indicating that said memory storage device is in a first logical state when said output signal indicates that said first capacitor voltage exceeds said second capacitor voltage during said second time interval and indicating that said memory device is in a second logical state when said second capacitor voltage exceeds said first capacitor voltage during said second time interval.

12. A method of sensing a logical state of a memory storage device as defined in claim 10 wherein said reference resistor comprises at least two resistors, one of said at least two resistors having a resistance equal to a resistance of said memory storage device when in a first logical state of said memory storage device and the other of said at least two resistors having a resistance equal to a resistance of said memory storage device when in a second logical state of said memory storage device.

13. A method of sensing a data storing resistive memory element comprising:
   concurrently receiving a first discharging current from a first capacitor through a first reference memory element programmed to a first resistance and a second discharging current from said first capacitor through a second reference memory element programmed to a second resistance;
concurrently receiving a third discharging current from a second capacitor through said data storing resistive memory element; and
comparing a first voltage across said first capacitor with a second voltage across said second capacitor to ascertain whether said data storing resistive memory element is programmed to said first resistance or said second resistance.

14. A method of sensing a data storing resistive memory element as defined in claim 13 comprising comparing a value related to said third current to a value related to a sum of said first and second currents.

15. A method of sensing a data storing resistive memory element as defined in claim 13 comprising:
   maintaining a third voltage across said first reference memory element substantially equal to a fourth voltage across said second reference memory element and substantially equal to a fifth voltage across said data storing resistive memory element during a particular time interval.

16. A method of sensing a data storing resistive memory element as defined in claim 15 wherein said third voltage, said fourth voltage and said fifth voltage are substantially independent of said first and second voltages during said particular time interval.

17. A method of sensing a data storing resistive memory element as defined in claim 13 wherein said comparing comprises:
   receiving said first voltage at a first input of a comparator circuit;
   receiving said second voltage at a second input of said comparator circuit;
producing an output signal having a first state if said data storing resistive memory element is programmed to a said first resistance; and
producing said output signal having a second state if said data storing resistive memory element is programmed to said second resistance.

18. A method of sensing a data storing resistive memory element as defined in claim 13 wherein said first reference memory element is one of a first plurality of reference memory elements, each programmed to said first resistance; said second reference memory element is one of a second plurality of reference memory elements, each programmed to said second resistance; and said data storing resistive memory element is one of a third plurality of data storing resistive memory elements, each reference memory element of said first plurality and said second plurality being adapted to provide a reference for one or more data storing resistive memory elements of said third plurality.

19. A method of sensing a data storing resistive memory element as defined in claim 18 wherein each reference memory element of said first plurality is disposed in a first column of a memory integrated circuit and each reference memory element of said second plurality is disposed in a second column of said memory integrated circuit.

* * * * *