

# Survey of Oxide Degradation in Inverter Circuits Using 2.0 nm MOS Devices

M. L. Ogas<sup>1</sup>, R. G. Southwick III<sup>1</sup>, B. J. Cheek<sup>1</sup>, R. J. Baker<sup>1</sup>, G. Bersuker<sup>3</sup>, W. B. Knowlton<sup>1,2</sup>

<sup>1</sup>Dept. of Electrical and Computer Engineering,

<sup>2</sup>Dept. of Material Science and Engineering, Boise State University, Boise, ID 83705 USA

e-mail: bknowlton@boisestate.edu

<sup>3</sup>International SEMATECH, Austin, TX 78741 USA

## ABSTRACT

Degradation in CMOS inverter circuit performance as a result of gate oxide wearout in 2.0 nm pMOSFETs was investigated using a constant voltage stress (CVS) technique. It is demonstrated that inverter performance in the time-domain shows significant deterioration when only the pMOSFET experiences wearout. Experimental results indicate loss of inverter circuit performance in the time-domain given by approximately 36 % to 62 % increase in the rise time. Conversely, DC inverter characteristics are potentially misleading showing that inverter performance was only partially altered. In both cases, inverter degradation is related to the pMOSFET suffering as much as a 40 % decrease in drive current after wearout. This and other large changes in device parameters are compared to a typical logic process revealing that the device parameters are outside the process window. Ultimately, this study suggests that wearout in ultra-thin gate oxides may lead to increased circuit degradation despite the gate leakage current associated with a known circuit component being lower than that required for a typical or traditional BD event to occur.

**Keywords**—breakdown, circuit degradation, CMOS, MOSFET degradation, inverter, oxide wearout, ultra-thin oxide.

## INTRODUCTION

As circuit engineers continue to design with MOSFETs having thinner gate oxides, it is important to examine circuit performance under various stressed conditions to identify the most susceptible components to dielectric breakdown (BD). Furthermore, circuits are designed with specific tolerances built-in; therefore, the overall change in MOSFET parameters may be the issue rather than the BD event. In order for circuit performance to deteriorate, it is not necessary for complete failure of a circuit to occur. Timing interruptions and amplitude changes in the circuit signal need only to take place. Thus, as a component degrades, the circuit tolerances may be surpassed causing circuit disfunction [1]. For example, the “corner” parameters (i.e., process window) of a typical logic process can only tolerate shifts as little as 6 % in drive current ( $I_{D,drive}$ ), 10 % in threshold voltage ( $V_{TH,P}$ ), and 7 % in transconductance ( $G_{M,MAX}$ ) [2]. From a device reliability viewpoint, it is understood that decreasing the transistor gate dielectric thickness,  $t_{ox}$ , increases the device speed yet results in detrimental effects such as increased gate leakage current. But the question remains: in what manner do these effects at the device level influence circuit performance characteristics?

Of particular interest is the reliability assessment of BD for determining a critical limit where circuits fail [3]-[5]. Some work has been published examining degradation effects in circuits containing ultra-thin gate oxide devices. The work of Rodriguez *et al.* examined and modeled the effects of BD using a power law (i.e., implying

SBD) for SRAM stability [3] and CMOS inverters [6]. In these studies, it is assumed that the integrated effect of both wearout and BD on circuit operation was investigated. Alternatively, there have been reports investigating only BD events in MOSFETs with subsequent comments on the potential effects of only the BD event (choosing not to focus on wearout) in circuits [7]-[8]. However, this survey investigates the degradation in CMOS inverter circuit performance as a result of dielectric wearout in the pMOSFET component with a  $t_{ox}$  of 2.0 nm. Wearout is defined in this study as the “cumulative” effects of oxide degradation. Circuit results are then compared to results obtained using 3.2 nm gate oxide pMOSFET devices from previous work [9]. Similar experiments for the nMOSFET are currently being performed.

## EXPERIMENTAL SETUP

The devices used for this study are pMOSFETs and nMOSFETs with a length and width of 1  $\mu\text{m}$  and 10  $\mu\text{m}$ , respectively, fabricated using a 0.1  $\mu\text{m}$  CMOS process with a  $t_{ox}$  of 2.0 nm. Measurements are taken using an Agilent 4156C precision semiconductor parameter analyzer connected to an Agilent E5250A low-leakage switch matrix. Using switch matrix technology (SMT), a novel technique is employed in which individual devices are connected at the wafer level using eight Cascade Microtech micromanipulators on a probestation enclosed in a Faraday cage. The switch matrix enables configuration of the inverter circuit as well as isolating individual devices for separate characterization and stress testing. A more thorough description of the technique can be found in an earlier work [9]. The algorithm for examining wearout (Fig. 1) begins with characterization of the inverter before stress, defined as the Fresh condition.




Fig. 1: Algorithm for examining wearout.

The inverter circuit measurements and the corresponding parameters (see Table I) include, the DC voltage transfer characteristics (VTC) which provide the voltage switching point ( $V_{SP}$ ), voltage output high ( $V_{OH}$ ), and voltage output low ( $V_{OL}$ ) parameters. Also included is the AC inverter time-domain (VT) response in which the parameters rise time ( $t_r$ ), fall time ( $t_f$ ), voltage output maximum ( $V_{O,MAX}$ ), and voltage output minimum ( $V_{O,MIN}$ ) are obtained. Fresh device characterization follows, most of which are current - voltage measurements including  $I_G-V_G$  ( $G = \text{gate}$ ),  $I_D-V_D$  ( $D = \text{drain}$ ), and  $I_D-V_G$ . The transconductance is also analyzed ( $G_M-V_G$ ). The device parameters and their matching device data from which they are extracted are summarized in Table I [10].

Table I: Circuit and device measurements performed and the corresponding parameters.

| Circuit Measurement | Circuit Parameters               | Device Measurements | Device Parameters                 |
|---------------------|----------------------------------|---------------------|-----------------------------------|
| VTC (DC)            | $V_{SP}, V_{OH}, V_{OL}$         | $I_G-V_G$           | -                                 |
| VT (AC)             | $t_r, t_f, V_{O,MAX}, V_{O,MIN}$ | $I_D-V_D$           | $I_{D,drive} @ V_D = 1 \text{ V}$ |
|                     |                                  | $I_D-V_G$           | $V_{TH,P}$                        |
|                     |                                  | $G_M-V_G$           | $G_{M,MAX}$                       |

Constant voltage stress (CVS) is applied to the gate of the pMOSFET in cycles of 600 seconds with the drain, source, and well terminals of the pMOSFET shunted to ground, similar to a configuration used by Crupi *et al.* to study BD hardness and location in inversion mode for 2.4 nm pMOSFETs [11]. Several published works were referenced to determine a viable CVS magnitude. Recently, Palumbo *et al.* investigated progressive BD in pMOSFETs with 2.0 nm oxides using CVS at -4.2 V in which no BD runaway was observed [12]. In addition, Lombardo examined the BD transients in nMOSFET devices using CVS in the range of 3.6 to 4.7 V on oxides ranging from 1.5 nm to 2.25 nm [13], in which the authors suggest that a critical voltage ( $> 4 \text{ V}$ ) may lead to a decrease in the duration of the BD transient. Incorporating these studies as a point of reference, a CVS voltage of -4 V was utilized. Lower voltages are currently under investigation.

Following each stress cycle, post circuit and device characteristics are obtained (see Fig. 1 and Table I). The total amount of wearout is examined after five cycles are completed, which is referred to in subsequent sections as degradation "Fresh to E".

### RESULTS AND DISCUSSION

A typical -4 V CVS result for a 2.0 nm pMOSFET is shown in Fig. 2. Within the area of interest, it is clear that a significant increase in gate leakage current is not observed from  $t=0$  to  $t=3000 \text{ s}$ . At  $t \sim 10,000 \text{ s}$ , a noisy appears suggesting progressive BD as seen by Monsieur *et al.* [14] or SBD as suggested by Weir *et al.* [7]. Hard break down (HBD) is indicated by the sudden large increase in leakage current at  $t \sim 20,000 \text{ s}$ . The noise observed at  $t \sim 10,000 \text{ s}$  and sudden increase in leakage current at  $t \sim 20,000 \text{ s}$  is suggestive of "traditional" oxide breakdown. Focusing on the first 3000 s in the area of interest (Fig. 3), the current shows SILC-like (stressed induced leakage current) behavior [7]. The labels A-E in Fig. 3 designate where the test was interrupted to take circuit and device characteristics. Whether or not progressive or SBD is occurring within the area of interest (now referred to as the wearout

regime), is difficult to establish. Sudden current increases due to SBD or noise due to progressive BD could be over shadowed by the large direct tunneling current as explained by Pompl *et al.* [8]. This has inspired the development of more complex detection schemes [14], [15] to identify instances of breakdown. Furthermore, upon examining the leakage current shown in Fig. 4, the data show that the pMOSFET oxide undergoes degradation in the wearout regime by 2-3 orders of magnitude increase in gate leakage current for accumulation ( $V_G = 1 \text{ V}$ ). Note Fig. 4 shows a tighter distribution in the gate leakage for inversion ( $V_G = -1 \text{ V}$ ). The asymmetry in gate leakage current suggests a more progressive-like behavior as opposed to post-SBD-like behavior (indicated by symmetrical characteristics) as compared by Monsieur *et al.* [14], yet it is not clear. Thus, it is not surprising that the classification of the breakdown mechanisms in ultra-thin gate dielectrics continues to be rigorously investigated [5], [8], [16]-[18]. However, the identification of the degradation or breakdown mechanism is not the objective of this study and will require additional investigation.




Fig. 2: Typical CVS test for 2.0 nm pMOSFETs showing multiple breakdowns. The area of interest depicts the studied wearout regime.




Fig. 3: Typical CVS measurement showing gate leakage current versus stress time in the wearout regime. Intermittent discontinuities [7] in the data, labeled A-E, denote when the stress was interrupted to perform inverter and device measurements.




Fig. 4: Gate leakage current showing increased degradation, Fresh to E.

For the inverter VTCs (Fig. 5), an 8 % shift in  $V_{SP}$  is typically observed for pMOSFETs having suffered low-level wearout. The  $V_{SP}$  approaches zero (left-ward shift), caused by changes in the pMOSFET  $V_{TH,P}$  (Fig. 5). Since the pMOSFET is thoroughly isolated from the circuit by the use of SMT during device characterization, a direct correlation between device and circuit degradation is established [9]. This was substantiated through SPICE simulation performed by Stutzke *et al.* to model the relationship of MOSFET threshold voltage on inverter VTC operation, indicating that a  $V_{SP}$  shift to the left was characteristic of the pMOSFET  $V_{TH,P}$  increasing [19].

As reported by Rodriguez *et al.*, the inverter  $V_{OH}$  decreases considerably following various levels of applied negative stress voltage. They attribute the cause of the  $V_{OH}$  decrease to the pMOSFET device [6]. However, a change in inverter  $V_{OH}$  is not observed in Fig. 5. Additionally, a change in inverter  $V_{OL}$  is not observed which is expected since the nMOSFET is Fresh [10]. These combined effects enable the inverter output behavior to transition from 1 V to 0 V, which is consistent with ideal or Fresh circuit components. With the exception of the  $V_{SP}$  shift, the degradation in the DC inverter characteristics appears negligible, which may lead to the belief that the wearout regime does not alter circuit behavior.




Fig. 5: Inverter voltage transfer characteristics (VTC) showing increasing stages of pMOSFET wearout, Fresh to E.




Fig. 6: Time-domain inverter characteristics (VT) showing increasing stages of pMOSFET wearout, Fresh to E.

Alternatively, inverter VT operation (Fig. 6) is influenced much differently as a result of low-level wearout. For this characteristic, degradation Fresh to E shows a change in  $t_r$  ranging from 36 % to 62 %. In addition, a change in  $V_{O,MAX}$  from 1 V to 0.95 V is observed, compared to a negligible change observed in  $V_{OH}$  from the inverter VTC (Fig. 5). Results observed for wearout support the work of Cheek *et al.* in which a more dramatic effect of degradation is observed in the inverter VT response (Fig. 6) as compared to the inverter DC response (Fig. 5) [9]. Note that a change in  $t_f$  is not observed, as it is mainly dependent on the nMOSFET response [9].

An important point to understand relative to VT measurements is the signal frequency (Fig. 6). Care must be taken to avoid confusing the input pulse repetition frequency with spectral content. Repetition rates of 15 kHz are used to compensate for the capacitive loading ( $\sim 900$  pF) of the measurement setup and subsequently longer delays observed on the output signal of the inverter circuit. However, the delay times scale linearly with capacitive load. This is easily verified experimentally. The relationship is given by [10]:

$$t_r, t_f = 2.2 \cdot R_{ch} \cdot C_l \tag{1}$$

where  $t_r$  is the rise time, 2.2 is a constant characteristic of a rise time from 10 % to 90 %,  $R_{ch}$  is the MOSFET channel resistance (substitute pMOSFET for  $t_r$  and nMOSFET for  $t_f$ ), and  $C_l$  is the capacitive load which includes the output capacitance of both MOSFETs and the load capacitance associated with cabling. While loading effects can be removed from the data to provide VTs with nanosecond time scales, no additional information is gained. The observed effects of the degradation mechanisms in Fig. 6 are still valid and experimentally verified with the test setup.

An additional point of clarification should be noted relative to the time domain measurements. Fig. 6 shows the input signal of the inverter switching from high to low very fast, representative of high speed circuits. An input pulse voltage with fast rise or fall times, as used in this work, contains high-frequency spectral content, in which a step response is a very common wide frequency measurement used in circuits or systems [20]. These high frequencies may be better understood by realizing that the fast rise and fall times of the 15 kHz input signal is constructed using a combination of multiple waves at much higher frequencies as was demonstrated by Jean Baptiste Joseph Fourier [21].

Further examination of the degradation level E leakage current (Fig. 4) with the corresponding VT performance (Fig. 6) reveals a potential concern. The data indicate that a pMOSFET in the circuit needs only to experience wearout to inhibit high-speed digital performance. Cheek *et al.* observe similar changes in rise time for the inverter time-domain using devices with  $t_{ox}$  of 3.2 nm [9]. For this specific case, a current limiting technique [22], [23] was used to study circuit-level oxide degradation based on the likelihood that devices or circuits can exhibit self-limiting behavior, in which the magnitude of the gate or input leakage current is restricted at the time of oxide breakdown. Comparison of experimental data indicates that five orders of magnitude more leakage current was required to produce a similar level of degraded circuit performance in the 3.2 nm devices than these 2.0 nm devices. Consequently, the inverter circuit containing the 2.0 nm devices need only to experience wearout to degrade to the same degree as the inverter circuit containing 3.2 nm devices that have experienced or suffered a traditional breakdown (Fig. 2) [9].

To better understand what device parameters may be responsible for causing such a dramatic decrease in circuit performance,  $I_{Drive}$  (@  $V_D = 1$  V),  $V_{TH,P}$ , and  $G_{M,MAX}$  were examined. A decrease in  $I_{Drive}$  by approximately 40 % coupled with an increase in  $V_{TH,P}$  in the range of 17 % to 20 % is observed in Fig. 7 and 8, respectively. Additionally, a decrease in  $G_{M,MAX}$  by 16 % to 19 % is observed (Fig. 8). These three parameter shifts are related to gate oxide wearout, which provides increased leakage current through the gate oxide, corresponding to less inversion of the channel, and increased channel resistance. These large % shifts in  $I_{Drive}$ ,  $V_{TH,P}$ , and  $G_{M,MAX}$  are significant changes when compared to the "corner" parameters (i.e., process window) of a typical logic process that can only tolerate process shifts as little as 6 %, 10 %, and 7 % [2], respectively. The implication is, if a circuit or device in a typical CMOS process run experiences wearout, it may deviate considerably from the process window utilized by circuit designers.




Fig. 7: Typical results showing decreasing drive current with increasing wearout in pMOSFETs.




Fig. 8: Typical results showing increasing threshold voltage with increasing wearout in pMOSFETs. The inset depicts the corresponding decrease in transconductance curves.

## CONCLUSIONS

It has been shown that the DC inverter circuit performance (VTC) shows minimal change due to pMOSFET devices being stressed in the low-level wearout regime. This may lead to the assumption that wearout does not disrupt circuit behavior. Yet, the time-domain response has decreased considerably. Ultimately, this study suggests that traditional BD need not occur for circuit performance to deteriorate. This low-level device wearout from the 0.1  $\mu\text{m}$  CMOS technology is related to a decrease in device parameters  $I_{Drive}$  and  $G_{M,MAX}$ , with an increase in  $V_{TH,P}$ , which have been shown to shift beyond the tolerances for a typical logic process. Circuits not designed with these considerations in mind are not guaranteed to perform at intended speeds or accuracy.

## ACKNOWLEDGMENTS

The authors would like to thank Dorian Kiri, Ouahid Salhi, and David Whelchel for their contributions, specifically for performing measurements and examining preliminary data used in this work. Funding for the project was supported by DoD Multidisciplinary University Research Initiative (MURI) program award # F49200110374, Idaho NSF EPSCoR award # EPS-0132626, NSF MRI award # 0216312, DARPA contract # N66001-01-C-80345, and NIH INBRE award # P20RR16454.

## REFERENCES

- [1] C. Hawkins, A. Keshavarzi, and J. Segura, "CMOS IC nanometer technology failure mechanisms," 2003 IEEE Custom Integrated Circuits Conference, pp. 605-610 (2003)
- [2] MOSIS, "AMIS C5N/CSF family process: SPICE corner models," 4676 Admiralty Way, Marina del Rey, California 90292-6695 USA (2004)
- [3] R. Rodriguez, J. H. Stathis, B. P. Linder, S. Kowalczyk, C. T. Chuang, R. V. Joshi, G. Northrop, K. Bernstein, A. J. Bhavnagarwala, and S. Lombardo, "The impact of gate-oxide breakdown on SRAM stability," IEEE Electron Device Letters, vol. 23, pp. 559-561 (2002)
- [4] R. Rodriguez, J. H. Stathis, and B. P. Linder, "Modeling and experimental verification of the effect of gate oxide breakdown on CMOS inverters," 2003 International Reliability Physics Symposium, pp. 11-16 (2003)

- [5] B. P. Linder, S. Lombardo, J. H. Stathis, A. Vayshenker, and D. J. Frank, "Voltage dependence of hard breakdown growth and the reliability implication in thin dielectrics," *IEEE Electron Device Letters*, vol. 23, pp. 661-663 (2002)
- [6] R. Rodriguez, J. H. Stathis, and B. P. Linder, "A model for gate-oxide breakdown in CMOS inverters," *IEEE Electron Device Letters*, vol. 24, pp. 114-116 (2003)
- [7] B. E. Weir, P. J. Silverman, D. Monroe, K. S. Krisch, M. A. Alam, G. B. Alers, T. W. Sorsch, G. L. Timp, F. Baumann, C. T. Liu, Y. Ma, and D. Hwang, "Ultra-thin gate dielectrics: They break down, but do they fail?," 1997 International Electron Device Meeting, pp. 73-76 (1997)
- [8] T. Pompl, H. Wurzer, M. Kerber, R. C. W. Wilkins, and I. Eisele, "Influence of soft breakdown on NMOSFET device characteristics," 1999 IEEE International Reliability Physics Symposium, pp. 82-87 (1999)
- [9] B. Cheek, N. Stutzke, S. Kumar, R. J. Baker, A. J. Moll, and W. B. Knowlton, "Investigation of circuit-level oxide degradation and its effect on CMOS inverter operation and MOSFET characteristics," 2004 International Reliability Physics Symposium, pp. 110-116 (2004)
- [10] R. J. Baker, H. W. Li, and D. E. Boyce, "CMOS: Circuit design, layout, and simulation," IEEE Press, 1998, pp. 255-264.
- [11] F. Crupi, B. Kaczer, R. Degraeve, A. D. Keersgieter, and G. Groeseneken, "A comparative study of the oxide breakdown in short-channel nMOSFETs and pMOSFETs stressed in inversion and in accumulation regimes," *IEEE Transactions on Device and Materials Reliability*, vol. 3, pp. 8-13 (2003)
- [12] F. Palumbo, S. Lombardo, K. L. Pey, L. J. Tang, C. H. Tung, W. H. Lin, M. K. Radhakrishnan, and G. Falci, "Structure of the breakdown spot during progressive breakdown of ultra-thin gate oxides," 2004 IEEE International Reliability Physics Symposium, pp. 583-584 (2004)
- [13] S. Lombardo, F. Palumbo, J. H. Stathis, B. P. Linder, K. L. Pey, and C. H. Tung, "Breakdown transients in ultra-thin gate oxynitrides," 2004 IEEE International Conference on Integrated Circuit Design and Technology, pp. 355-362 (2004)
- [14] F. Monsieur, E. Vincent, D. Roy, S. Bruyere, J. C. Vildeu il, G. Pananakakis, and G. Ghibaudo, "A thorough investigation of progressive breakdown in ultra-thin oxides. Physical understanding and application for industrial reliability assessment," 2002 International Reliability Physics Symposium, pp. 45-54 (2002)
- [15] Y. Wu, Q. Xiang, D. Bang, G. Lucovsky, and M.-R. Lin, "Time dependent dielectric wearout (TDDW) technique for reliability of ultrathin gate oxides," *IEEE Electron Device Letters*, vol. 20, pp. 262-264 (1999)
- [16] A. Cester, A. Paccagnella, G. Ghidini, and S. Deleonibus, "Collapse of MOSFET drain current after soft breakdown," *IEEE Transactions on Device and Materials Reliability*, pp. 1-11 (2003)
- [17] W. K. Henson, N. Yang, and J. J. Wortman, "Observation of oxide breakdown and its effects on the characteristics of ultra-thin-oxide nMOSFET's," *IEEE Electron Device Letters*, vol. 20, pp. 605-607 (1999)
- [18] H.-C. Lin, D.-Y. Lee, and T.-Y. Huang, "Breakdown modes and their evolution in ultrathin gate oxides," *Japanese Journal of Applied Physics*, vol. 41, pp. 5957-5963 (2002)
- [19] N. Stutzke, B. J. Cheek, S. Kumar, R. J. Baker, A. J. Moll, and W. B. Knowlton, "Effects of circuit-level stress on inverter performance and MOSFET characteristics," 2003 IEEE International Integrated Reliability Workshop, pp. 71-79 (2003)
- [20] R. J. Baker, *CMOS Mixed-signal circuit design*, vol. 2 of CMOS: Circuit design, layout, and simulation: IEEE Press Wiley-Interscience, 2002.
- [21] J. D. Irwin and C.-H. Wu, "Fourier Series," in *Basic engineering circuit analysis*, 6 ed. New Jersey: Tom Robbins, 1999, pp. 876.
- [22] B. P. Linder, J. H. Stathis, R. A. Wachnik, E. Wu, A. R. Cohen, and A. Vayshenker, "Gate oxide breakdown under current limited constant voltage stress," 2000 Symposium on VLSI Technology Digest of Technical Paper, pp. 214-215 (2000)
- [23] W. B. Knowlton, T. Caldwell, J. J. Gomez, and S. Kumar, "On the nature of ultrathin gate oxide degradation during pulse stressing of nMOSCAPs in accumulation," 2001 IEEE International Integrated Reliability Workshop, pp. 87-88 (2001)

#### QUESTIONS AND ANSWERS

Q: Do you have a fresh sample in the  $I_g$ - $V_g$  plot on slide 7 of 2 nm data?

A: Two fresh samples are represented by the square and circle symbols in the lowest gate current regime, most visible on the accumulation side of the plot.

Q: How much do you think the change in threshold voltage could be due to NBTI?

A: Since the devices were stressed and tested at room temperature combined with the mass of the wafer and chuck as a heat sink, we predict minimal NBTI effects. Further study is required to accurately determine NBTI effects.

Q: Does this scale with area and obtain a decent Weibull slope? It is believed that this is a soft breakdown rather than SILC. If it scales with area, then it is a pre-softbreakdown event.

A: We have currently tested devices with one area only ( $W = 10\mu\text{m}$ ,  $L = 1\mu\text{m}$ ). Further study using devices with different area is required to determine the Weibull slope.

Q: Is this a buried device?

A: No

Q: Did you study the off and on current?

A: The off and on current was studied, showing a decrease in on current by ~ 40% while the off current appeared to fluctuate randomly with respect to fresh characterization.