

UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

SAMSUNG ELECTRONICS CO., LTD., SAMSUNG ELECTRONICS
AMERICA, INC., SAMSUNG SEMICONDUCTOR, INC., SK HYNIX
AMERICA INC., AND SK HYNIX INC.
Petitioner

v.

BiTMICRO, LLC
Patent Owner

U.S. Patent No. 7,826,243

Case IPR2018-01720

**PETITION FOR *INTER PARTES* REVIEW
UNDER 35 U.S.C. §312 AND 37 C.F.R. §42.104**

TABLE OF CONTENTS

I.	Introduction.....	1
II.	Mandatory Notices.....	1
A.	37 C.F.R. § 42.8(b)(1): Real Party-in-Interest.....	1
B.	37 C.F.R. § 42.8(b)(2): Related Matters	1
C.	37 C.F.R. § 42.8(b)(3): Counsel Information	2
D.	37 C.F.R. § 42.8(b)(4): Service Information	2
III.	Payment of Fees Under 37 C.F.R. § 42.103	2
IV.	Certification of Standing Under 37 C.F.R. § 42.104(a)	2
V.	Overview of Challenge and Relief Requested.....	3
A.	37 C.F.R. § 42.104(b)(1): Claims for Which IPR Is Requested.....	3
B.	37 C.F.R. § 42.104(b)(2): Grounds for Challenge.....	3
C.	37 C.F.R. § 42.104(b)(3): Claim Construction.....	4
D.	37 C.F.R. § 42.104(b)(4): How the Claims Are Unpatentable.....	4
E.	37 C.F.R. § 42.104(b)(5): Evidence Supporting Challenge	4
VI.	Overview of the '243 Patent and Related Technology	4
VII.	Level of Ordinary Skill in the Art.....	7
VIII.	Overview of the Primary References.....	8
A.	Overview of Sato	8
B.	Overview of Sung	9
IX.	Specific Grounds for Petition	11
A.	Ground 1: Claims 1, 2, 11 and 12 Are Obvious Over Sato	11
1.	Independent Claim 1	11
2.	Dependent Claim 2	27
3.	Dependent Claim 11	30
4.	Dependent Claim 12	32
B.	Ground 2: Claims 1, 2, 11 and 12 Are Obvious Over Sato in view of Gaynes 32	
1.	The Combination of Sato and Gaynes	32

2.	Independent Claim 1	35
3.	Dependent Claim 2	39
4.	Dependent Claim 11	42
5.	Dependent Claim 12	42
C.	Ground 3: Claims 1, 2, 11 and 12 Are Obvious Over Sato in view of Eide	43
1.	The Combination of Sato and Eide.....	43
2.	Independent Claim 1	48
3.	Dependent Claim 2	53
4.	Dependent Claim 11	54
5.	Dependent Claim 12	56
D.	Ground 4: Claims 1, 2, 11 and 12 Are Obvious Over Sung.....	56
1.	Independent Claim 1	56
2.	Dependent Claim 2	80
3.	Dependent Claim 11	85
4.	Dependent Claim 12	87
E.	Ground 5: Claims 1, 2, 11 and 12 Are Obvious Over Sung in View of Matsui	87
1.	Claims 1 and 2	87
2.	Dependent Claim 11	89
3.	Dependent Claim 12	94
X.	Secondary Considerations.....	94
XI.	Conclusion	94

PETITIONER’S EXHIBIT LIST

Exhibit No.	Description
1001	U.S. Patent No. 7,826,243 (“Bruce” or “’243 patent”) and Certificate of Correction issued November 28, 2017
1002	Declaration of Dr. R. Jacob Baker
1003	File History of U.S. Patent No. 7,826,243
1004	International Patent Application No. WO 2004/072667 (“Sato”), including certified translation
1005	U.S. Patent No. 6,236,115 (“Gaynes”)
1006	U.S. Patent No. 5,612,570 (“Eide”)
1007	U.S. Patent Application Publication No. 2003/0178228 (“Sung”)
1008	U.S. Patent Application Publication No. 2005/0082664 (“Funaba”)
1009	“IEEE Standard Test Access Port and Boundary-Scan Architecture,” Institute of Electrical and Electronics Engineers, Inc., 2001
1010	U.S. Patent No. 5,126,910 (“Windsor”)
1011	U.S. Patent Application Publication No. 2004/0257847 (“Matsui”)
1012	U.S. Patent No. 5,995,379 (“Kyougoku”)
1013	Moore, G., “Cramming more Components onto Integrated Circuits,” <i>Electronics</i> , April 19, 1965, pp. 112-117
1014	Lundstrom, M., “Moore’s Law Forever?”, <i>Science</i> , January 10, 2003, Vol. 299, Issue 5604, pp. 210-211
1015	Terrill, R. and Beene, G. L., “3D Packaging Technology Overview and Mass Memory Applications,” <i>1996 IEEE Aerospace Applications Conference</i> , 1996, pp. 347-355
1016	U.S. Patent No. 5,523,619 (“McAllister”)
1017	Intel 2000 Packaging Databook
1018	1994 DRAM Data Book
1019	U.S. Patent No. 5,514,907 (“Moshayedi”)
1020	Karnezos, M., “3-D Packaging: Where All Technologies Come Together”, <i>2004 IEEE/SEMI Int’l Electronics Manufacturing Technology Symposium</i> , 2004, pp. 1-4
1021	U.S. Patent No. 5,501,893 (“Laermer ’893”)
1022	U.S. Patent No. 6,531,068 (“Laermer ’068”)

1023	Spiesshoefer, S. and Schaper, L., “IC Stacking Technology Using Fine Pitch, Nanoscale Through Silicon Vias,” <i>2003 Electronic Components and Technology Conference</i> , 2003, pp. 631-633
1024	IEEE Std. 1149.1 (JTAG) Testability Primer, 1997
1025	Schieble, J., “A Survey of Storage Options,” <i>Computer</i> , December, 2002, pp. 42-46
1026	Gervasi, “DRAM Module Market Overview”
1027	U.S. Patent No. 6,154,419 (“Shakkarwar”)
1028	U.S. Patent No. 6,545,895 (“Li”)
1029	Microsoft Computer Dictionary, 5th Ed.
1030	IEEE 100 The Authoritative Dictionary of IEEE Standard Terms, 7th Ed.
1031	Trumble, B., “Get The Lead Out!”, <i>IEEE Spectrum</i> , May, 1998, pp. 55-60
1032	U.S. Patent No. 7,262,080 (“Go”)
1033	Voelcker, J., “Personal Computers,” <i>IEEE Technology '87</i> , Jan. 1987, pp. 32-35.

Petition for *Inter Partes* Review of U.S. Patent No. 7,826,243

Samsung Electronics Co., Ltd., Samsung Electronics America, Inc., Samsung Semiconductor, Inc. (“Samsung entities”), SK hynix Inc. and SK hynix America Inc. (“SK hynix entities”) (collectively, “Petitioner”) request *inter partes* review of claims 1, 2, 11, and 12 (“Challenged Claims”) of U.S. Patent No. 7,826,243 (the “’243 patent”) (Ex. 1001).

I. INTRODUCTION

The ’243 patent purports to disclose novel stacked module techniques. As explained in this Petition, however, the claimed techniques were well-known and obvious in view of the prior art.

II. MANDATORY NOTICES

A. 37 C.F.R. § 42.8(b)(1): Real Party-in-Interest

The Petitioner entities are the real parties-in-interest.

B. 37 C.F.R. § 42.8(b)(2): Related Matters

Patent Owner has asserted the ’243 patent in Investigation No. 337-TA-1097 (USITC 2017) and in the Northern District of California, 3:18-CV-03502 and 3:18-CV-03505. Petitioner seeks declaratory judgment of non-infringement in the Northern District of California, 3:18-CV-03502 and 3:18-CV-03505.

Petitioner has also filed a petition for IPR of U.S. Patent No. 8,093,103 (Case IPR2018-01545), which issued from a division of the ’243 patent.

C. 37 C.F.R. § 42.8(b)(3): Counsel Information

Lead Counsel	Backup Counsel
Joseph Colaianni (No. 39,948)	F. Christopher Mizzo, P.C. (No. 73,156)
	Gregory S. Arovas, P.C. (No. 38,818)
	Craig Murray (No. 72,978)
	Linhong Zhang (No. 64,749)
	David Holt (No. 65,161)

Individual attorney contact information is in the signature block below.

D. 37 C.F.R. § 42.8(b)(4): Service Information

Petitioner concurrently submits Powers of Attorney, 37 C.F.R. § 42.10(b), and consents to electronic service directed to the following email address:

- Samsung_1097@kirkland.com
- IPR19968-0020IP2@fr.com (referencing No. 19968-0020IP2 and cc'ing PTABInbound@fr.com)

III. PAYMENT OF FEES UNDER 37 C.F.R. § 42.103

The undersigned authorizes the Office to charge any fees with this Petition to Deposit Account No. 06-1050. Review of four claims is requested.

IV. CERTIFICATION OF STANDING UNDER 37 C.F.R. § 42.104(A)

Petitioner certifies that the '243 patent is available for IPR and that Petitioner is not barred or estopped from requesting an IPR challenging the claims on the grounds identified in this Petition.

V. OVERVIEW OF CHALLENGE AND RELIEF REQUESTED

A. 37 C.F.R. § 42.104(b)(1): Claims for Which IPR Is Requested

Petitioner challenges claims 1, 2, 11, and 12.

B. 37 C.F.R. § 42.104(b)(2): Grounds for Challenge

The claims are challenged based on the following references:

1. PCT Publication No. WO 2004/072667 (“Sato”) (Ex. 1004), published on August 26, 2004; prior art under 35 U.S.C. § 102(b). Included in Exhibit 1004 is a certified translation of Sato; all citations to Exhibit 1004 are to this certified translation.

2. U.S. Patent No. 6,236,115 (“Gaynes”) (Ex. 1005), granted May 22, 2001; prior art under 35 U.S.C. § 102(b).

3. U.S. Patent No. 5,612,570 (“Eide”) (Ex. 1006), granted March 18, 1997; prior art under 35 U.S.C. § 102(b).

4. U.S. Patent Publication No. 2003/0178228 (“Sung”) (Ex. 1007), published September 25, 2003; prior art under 35 U.S.C. § 102(b).

5. U.S. Patent Publication No. 2004/0257847 (“Matsui”) (Ex. 1011), filed on April 21, 2004 and published on December 23, 2004; prior art under 35 U.S.C. § 102(b).

Petitioner requests cancellation on the following grounds under 35 U.S.C. § 103:

Ground	Claims	Proposed Statutory Rejection
1	1, 2, 11 and 12	Obvious over Sato
2	1, 2, 11 and 12	Obvious over Sato in view of Gaynes
3	1, 2, 11 and 12	Obvious over Sato in view of Eide
4	1, 2, 11 and 12	Obvious over Sung
5	1, 2, 11 and 12	Obvious over Sung in View of Matsui

C. 37 C.F.R. § 42.104(b)(3): Claim Construction

No terms need to be construed.

D. 37 C.F.R. § 42.104(b)(4): How the Claims Are Unpatentable

See Section IX below.

E. 37 C.F.R. § 42.104(b)(5): Evidence Supporting Challenge

A list of exhibits is provided. The relevance of this evidence and the specific portions supporting the challenge are provided below in Section IX. Pursuant to 37 C.F.R. § 1.68, Petitioner submits the declaration of Dr. R. Jacob Baker (Ex. 1002).

VI. OVERVIEW OF THE '243 PATENT AND RELATED TECHNOLOGY

The '243 patent relates to “a method of using multiple chip module (MCM) and Package Stacking technique to support miniaturization and memory scalability.” (Ex. 1001, 1:7-12.¹) The '243 patent states that semiconductor disk drives “typically use separate packages for the interface controller, the DMA controller, the processor and separate packages for the Flash devices, the FEPROMs and the RAMs.” (*Id.*,

¹ Citations are to the '243 patent as amended in applicant's November 13, 2009 office action response.

1:14-17.) This method “limits the miniaturization of the entire storage device.” (*Id.*, 1:17-18.) The ’243 patent purportedly addresses this issue by presenting a method where the semiconductor dies (e.g., flash devices) are mounted in a module and then “stacked to create the desired memory capacity and different packages are stacked to create desired function.” (*Id.*, 1:47-49.) Module stacking, however, was not a novel idea at the time of the alleged invention. (Ex. 1002, ¶¶ 38-43, 46-82.)

The ’243 patent describes multiple embodiments of this module stacking. Claims 1, 2, 11, and 12 cover the sole serial chain routing embodiment, which is shown in Figures 21a and 21b.² The serial chains allegedly enable the serial routing of a signal through all modules in the stack. (Ex. 1001, 9:61-62.) In this embodiment, a **first serial chain route 2146** is connected to a **second serial chain route 2111** by a **routing path 2112**, as illustrated in Fig. 21a.³

² Most of the description provided for Figures 21a and 21b of the ’243 patent was added by amendment to the patent application long after it was filed. (Ex. 1003, 256-310.) Petitioner does not concede that the filed application provides an adequate written description.

³ All color annotations and emphasis added unless otherwise noted.





Figure 21a

(Ex. 1001, Fig. 21a.) The **routing path** described by the '243 patent that connects two serial chains is, for example, a JTAG TDI-TDO signal path. (*Id.*, 10:32-33.) JTAG (or Joint Test Action Group) is an industry standard for performing a boundary scan, which is a method of testing the interconnection (or wire lines) on printed circuit boards (PCBs), including those in semiconductor disk drives and memory modules.

The '243 patent implements this well-known JTAG serial chain configuration with stacked modules. (Ex. 1001, 10:32-33.) Fig. 21b illustrates the connection:



(Ex. 1001, Fig. 21b.) In other words, the alleged invention in Figures 21(a) and (b), covered by the Challenged Claims, is an implementation of JTAG in the context of a stacked memory module. But implementing JTAG in stacked memory was well-known in the art at the time of the alleged invention, as described below in Grounds 1-3.

VII. LEVEL OF ORDINARY SKILL IN THE ART


A person of ordinary skill in the art (“POSITA”) at the time of the alleged invention would have had at least a bachelor’s degree in electrical engineering or a similar field, and at least two to three years of experience in the fields of memory stacking and integrated circuits. More education can supplement practical experience and vice versa. (Ex. 1002, ¶¶ 33-37.)

VIII. OVERVIEW OF THE PRIMARY REFERENCES

A. Overview of Sato

Sato discloses a stack of memory modules that are capable of performing a vertical JTAG boundary scan over all modules in the stack. (Ex. 1002, ¶¶ 64-66.) Sato's memory modules each contain a JTAG boundary scan controller. The boundary scan controller is "for testing connection states of input/output terminals of a plurality of semiconductor circuit chips which constitute a semiconductor device." (Ex. 1004, 1:9-11.) Sato provides a boundary scan controller on each stacked module so that the various modules can be identical, lowering manufacturing cost. (*Id.*, 6:22-24.)

Sato performs the JTAG boundary scan test in a "daisy chain" where the output of a "controller of a lower stage" is connected to the input of a "controller of an upper stage." (*Id.*, 8:6-8; Ex. 1002, ¶¶ 65-66.) Specifically, a TDI (Test Data Input) signal enters each stacked memory module through a penetrating electrode. (*Id.*, 23:26-27.) A penetrating electrode is a conductive circuit that passes vertically through the memory module. The TDI signal is outputted from that module as a Test Data Output (TDO) signal. (*Id.*, 15:3-7.) This TDO signal then enters the next memory module, through its penetrating electrode, as TDI. This "daisy chain" into and out of the stacked memory module is shown in two-dimensions in Figure 3:



(Ex. 1004, Fig. 3.)

However, the uppermost stacked module cannot output the TDI on the TDO signal path because there is no module stacked above it. Instead, the uppermost module uses a routing path to output the TDI signal on the TDO2 contact pad. (*Id.*, 17:18-21.) The TDO2 signal path is then passed down the stack through each module and is connected to the JTAG tester at the bottom module. (*Id.*, Figs. 3 and 5.)

B. Overview of Sung

Sung discloses a three-dimensional stacked integrated circuit system in which every layer of the stack is identical. (Ex. 1007, Abstract; Ex. 1002, ¶¶ 72-80.) Sung's stacking methods can "increase processing power, chip integration, operating

speed and data storage density in the same planar area while minimizing global interconnect lengths.” (*Id.*, [0006].)

The layers of Sung’s “three-dimensional stack” communicate using connectors having “vertical conductors” and “terminators” connected by “conditional connection[s]” designed to be “aligned with the necessary offset, *d*, and then fused together.” (*Id.*, [0025], [0044].)




Figure 3: Staggered die offset alignment and die broadcast using die connectors.

(Ex. 1007, Fig. 3.)

Sung also discloses circuits for “defin[ing] a communications boundary in a vertical stack.” (*Id.*, [0020]; Ex. 1002, ¶¶ 72-80.) Each layer of the stack includes tristate buffers that are controlled by “top and bottom die identifier circuits” designed to determine whether the layer is the top or bottom layer in the stack, and to enable or disable the tristate buffers to route data so that it does not flow past the stack. (*Id.*, [0032], [0049].)

IX. SPECIFIC GROUNDS FOR PETITION


Pursuant to 37 C.F.R. § 42.104(b)(4)-(5), the sections below, as confirmed in the Baker Declaration (Ex. 1002), show how the prior art renders obvious the Challenged Claims.

A. Ground 1: Claims 1, 2, 11 and 12 Are Obvious Over Sato

1. Independent Claim 1

- a. “1. A stacked module comprising a plurality of modules each comprising;”

To the extent the preamble is considered limiting, Sato discloses the preamble. (Ex. 1002, ¶¶ 87-93.) For example, Sato discloses a stacked device containing a plurality of memory modules. (Ex. 1004, Abstract (“semiconductor circuit chips are stacked”), 6:22-24, 8:2-12, 8:26-27, 10:29-11:10 (“the semiconductor circuit chip is a memory chip”), 28:26-29:2; Ex. 1002, ¶¶ 88-93.) Below is Sato’s Figure 3, which is a two dimensional block diagram of the stacked modules, along with an illustration created by Petitioner depicting them in three dimensions, as described in the text:



(Ex. 1004, Fig. 3; Ex. 1002, ¶¶ 89-90.)

Moreover, to the extent Patent Owner argues that each of the modules must be a synchronous DRAM (SDRAM) module, Sato discloses such an SDRAM memory module. A POSITA would have understood the term “memory chip” used

by Sato would include SDRAM and would have immediately envisioned SDRAM. (Ex. 1002, ¶¶ 91-93.) There were (and still are) a finite number of different memories, and SDRAM was the most common type of memory used before the filing of the '243 patent. (*Id.*)


Further, it would have been obvious to a POSITA to use SDRAM. (*Id.*, ¶¶ 91-93.) Nothing in Sato restricts the memory chip to a particular type of memory. (Ex. 1004, 10:29-11:10.) SDRAM was well-known in the art at the time, nearly all electronic devices used SDRAM, and SDRAM was widely used in computers as main memory. (Ex. 1002, ¶¶ 91-93.) In addition, SDRAM designers have methods of increasing the amount of SDRAM on a given package and Sato provides a method for stacking memory modules to increase the amount of memory in a package. (Ex. 1002, ¶¶ 91-93.)

- b. “one or more **active ports** for carrying one or more active signal;”

Sato discloses one or more **active ports** on each stacked memory module, such as **connection terminals TDO 86A, TDI 83A, TDO2 89A, and TCK 83A**. (Ex. 1004, 18:10-19:30; Ex. 1002, ¶¶ 94-100.)

Figures 2 and 5 show these terminals. Figure 2 depicts a top-down view of a single semiconductor module with an integrated boundary scan controller. (Ex. 1004, 13:17-19, Figs. 2, 5.) Figure 5 depicts a perspective view (“A” being in the vertical direction) of some of the electrical connections within and through that same

single module. (*Id.*, 23:5-7.)




(Ex. 1002, ¶ 95.)

The **connection terminals** are **active ports** as they are electrical connections that carry active signals (TDO, TDO2, TDI, and TCK). (Ex. 1004, 19:7-11, 20:24-30, 23:5-25); Ex. 1002, ¶¶ 96-97.) These **active ports** are repeated on each module.

A terminal, as indicated by its name, is the end of a conductor. (Ex. 1002, ¶¶ 98-100.) A POSITA would have understood that each of Sato's "terminals" is a contact pad made from a conductive material. (*Id.*) The terminals are present on each of the stacked memory modules (Ex. 1004, 24:29-25:5) and carry a signal into or out of the module. For instance, the TDI signal is passed through penetrating electrode 103, along connection line 115, and onto **connection terminal 83A**. (Ex. 1004, 23:17-24:2.) The TDO signal is outputted through **connection terminal 86A**

so that it can be sent to the next module in the stack. (*Id.*, 20:24-27.)

FIG. 5




(*Id.*, Fig. 5.) Lastly, TDO, TDO2, TDI, and TCK are active signals because they are transmitted digital signals that carry information. (Ex. 1002, ¶ 97.)

- c. “one or more **passive ports** for passing through the one or more active signals;”

Sato discloses at least three **passive ports** on each module—**penetrating electrodes 103-105**—that pass the active signals (e.g., TDI/TDO, TDO2, and TCK) from one surface of a memory module to the other. (Ex. 1004, 23:5-24:24 (stating the “penetrating electrodes 103-105 penetrate through the semiconductor circuit chip assembly 81”); Ex. 1002, ¶¶ 101-109.)

Sato’s Figure 5, below, illustrates signal paths over the penetrating electrodes when the memory modules are stacked.

FIG. 5



(Ex. 1002, ¶ 105.) Signals pass through the penetrating electrodes, connect to the chip's input terminals (e.g., 83A), and can be outputted through output terminals (e.g., 86A, 89A). (Ex. 1004, 24:17-19 (A signal from below the module “is *passed through* the first penetrating electrode 103 and transmitted to the terminal 111.”); Ex. 1002, ¶ 103.) Additionally, penetrating electrodes 103-105 are interconnected with memory modules stacked below, which are not shown in Figure 5. (*Id.*, 23:26-24:16.)

Further, the structure of Sato's **penetrating electrodes** is similar to the passive port structure described by the '243 patent. (Ex. 1002, ¶ 106.) The passive port in the '243 patent is a connection between one surface of a memory module and


the opposite surface of the same module.⁴ (Ex. 1001, 9:8.) Thus, the penetrating electrodes are **passive ports** because they are vertical electronic connections that pass an active signal through the memory module from one surface to another. (Ex. 1004, 2:9-22, 23:5-16; Ex. 1002, ¶ 106.)

- d. “a **first serial chain route** that includes at least **one serial chain connection**, the **serial chain connection** including: a **serial chain circuit**, a **serial chain input**, and **serial chain output**; said **serial chain input** coupled to said **serial chain output** through said **serial chain circuit**”

Sato discloses serial connections among memory modules to form a “**daisy chain**,” which allows all the memory modules to be “simultaneously subjected” to a JTAG boundary scan test. (Ex. 1004, 20:31-21:4, Fig. 3; Ex. 1002, ¶ 110.) Specifically, the **daisy chain** is “the signal lines TDI and TDO of the boundary scan

⁴ If Patent Owner argues that the claimed “passive port” requires the particular ball and pad structures described in the ’243 specification, a POSITA would have understood that Sato’s connection terminals are pads that would necessarily be connected to the penetrating electrode of an adjacent module by conductive material (i.e., a solder ball). (Ex. 1002, ¶¶ 107-109.) It would have also been obvious to a POSITA to connect the connection terminals and penetrating electrode with a ball. (*Id.*, ¶ 108.) Thus, the **penetrating electrodes 103-105** connect a ball on one surface of the module to a pad on the other. (Ex. 1002, ¶ 109.)

controller ... [that] are connected in the shape of a chain,” as illustrated in Figure 3 (below). (Ex. 1004, 4:9-14.)



(Ex. 1002, ¶ 111.)


Sato’s connections between stacked memory modules are the claimed **serial chain connections**. And, as illustrated above, a **first serial chain route**, which includes at least one **serial chain connection**, is formed in each module when the memory modules are stacked. Multiple **serial chain connections** that are connected in series can also be considered the **first serial chain route**. (Ex. 1002, ¶ 114.)

As further explained below, each of Sato’s **serial chain connection** comprises a **serial chain input** connected to a **serial chain circuit**, which is connected to a **serial chain output**.

Specifically, each module’s **connection terminal 116** is the **serial chain input**

for the module above it because it receives and carries the TDO signal.⁵ (Ex. 1004, 24:19-22; Ex. 1002, ¶ 116.) As illustrated below, **connection terminal 116** is coupled with the **output section connection terminal 86A** (serial chain output) of the adjacent memory module through a **signal path over penetrating electrode 103, first connection line 115, connection terminal 83A, and boundary scan controller 84** (serial chain circuit). (Ex. 1004, 23:26-24:2; Ex. 1002, ¶¶ 115-124.) **Output section connection terminal 86A** then provides the TDO signal to the module above. (*Id.*, 14:29-15:8, 15:26-29; Ex. 1002, ¶ 122.)

⁵ The bottom surface of penetrating electrode 103 and/or the ball on connection terminal 116 (*see* footnote 4) are also **serial chain inputs** because they receive the TDO signal. (Ex. 1002, ¶ 117). Thus, to the extent Patent Owner argues the **serial chain input** must be a ball, Sato discloses that.



(Ex. 1002, ¶¶ 118-120 (modifying Fig. 5 to show interconnections after stacking).)

Thus, when the modules are stacked, the TDO signal on **connection terminal 116** becomes the TDI signal into the module above it, which is then carried along the **serial chain circuit**. (*Id.*, 23:28-32, Fig. 3.)


As shown in Figure 6, the **serial chain circuit** (carrying the TDI signal) passes through the **boundary scan controller circuit 84**. (Ex. 1002, ¶¶ 118-121.) **Boundary scan controller circuit 84** receives the TDI signal and outputs it as the TDO to the next upper module via **connection terminal TDO 86A**. (Ex. 1004, 13:30-14:15, 14:29-15:8, 15:26-29; Ex. 1002, ¶¶ 118-122.)

Accordingly, Sato discloses that each module has a first serial chain route that

includes at least one serial chain connection, the serial chain connection including: a serial chain circuit, a serial chain input, and serial chain output; said serial chain input coupled to said serial chain output through said serial chain circuit. (Ex. 1002, ¶¶ 110-124.)

- e. “a **second serial chain route** and a **control circuit** for enabling **a routing path that connects** the **first serial chain route** with the **second serial chain route** within an end module;”

Sato satisfies the **second serial chain route** claim element through its disclosure of the TDO2 signal being routed across each module connected in series, shown below. (Ex. 1004, 24:10-24.)



(Ex. 1004, Fig. 3.)


Unlike the “first serial chain route,” claim 1 does not state that the “**second**

serial chain route” must include a serial chain connection that itself includes a serial chain circuit, input, and output.

Nevertheless, **connection terminal 89A** and **connection line 121** in each module are (individually or collectively) a **serial chain input** because they receive the TDO2 signal. (Ex. 1004, 23:24-25, 24:10-24; Ex. 1002, ¶¶ 126-129.) **Connection terminal 89A** and **connection line 121** are coupled by **penetrating electrode 105** to the lower module’s **connection terminal 122**, as shown below. (Ex. 1004, 24:10-16; Ex. 1002, ¶¶ 126-129.) **Connection terminal 122** is the **serial chain output** because it outputs the TDO2 signal to the lower module.⁶ (Ex. 1002, ¶ 127.)

⁶ The bottom surface of penetrating electrode 105 and/or the ball on connection terminal 122 (*see* footnote 4) are also **serial chain outputs** because they provide the TDO2 signal to the lower module. (Ex. 1002, ¶ 126-129). Thus, to the extent Patent Owner argues the **serial chain output** must be a ball, Sato discloses that.


FIG. 5



(Ex. 1002, ¶¶ 129-131 (modifying Fig. 5 to show interconnections after stacking).)

Accordingly, when the memory modules are stacked, at least one of these serial chain connections forms a **second serial chain route** in each module as shown above. (*Id.*) Multiple **serial chain connections** that are connected in series can also be considered the **second serial chain route**, as illustrated below. (Ex. 1002,

¶¶ 129-131.)




Further, Sato discloses **control circuitry** (**tri-state buffer 94** and **comparison means 88**) in each stacked memory module that can enable **a routing path that connects** the **first serial chain route** with the **second serial chain route**, as illustrated in Figure 6 below. As explained above, a **first serial chain route** passes through boundary scan controller 84 and connection terminal TDO 86A. See Section IX.A.1.d. And the **second serial chain route** passes over connection terminal 89A. See Section IX.A.1.e.

As explained above, a serial circuit called a daisy chain carries the TDI signal

into a memory module, which exits the module as TDO and then enters the next upper module as TDI. This is the claimed **first serial chain route**. However, when the TDI signal enters the uppermost memory module, there is no upper module for the TDI signal to enter. Instead, the signal exits the uppermost memory module through **TDO2**, and then traverse the **second serial chain route** described above Sato's **routing path** connects the TDI line to TDO2.

Sato's **routing path** is shown in annotated Figure 6 and connects the **first serial chain route** (TDI/TDO) to the **second serial chain route** (TDO2).



(Ex. 1002, ¶¶ 125-136.)


Sato's **routing path** is enabled by a control circuit: **tri-state buffer 94** and **comparison means 88**. (*Id.*, ¶ 132.) When the **tri-state buffer 94** is turned on, Sato states that the TDI signal line (**first serial chain route**) is connected to the TDO2 signal line (**second serial chain route**). (Ex. 1004, 25:19-25; Ex. 1002, ¶ 132.) If the

tri-state buffer 94 is turned off, the **routing path** is not enabled because the TDO2 signal line does not output the TDO signal. (*Id.*)

Further, Sato explains the tri-state buffer is only enabled when the **comparison means 88** determines that it is in the uppermost memory module, i.e., an end module. (Ex. 1004, 16:1-18, 25:19-25; Ex. 1002, ¶¶ 134-135.) Therefore, Sato discloses that the **routing path** is enabled in the end module. (*Id.*, Fig. 3.) Similarly, the '243 patent's **control circuit** also includes a tri-state buffer that enables a routing when the **control circuit** detects it is located in the uppermost module. (Ex. 1001, 10:10-31.)

- f. “said **control circuit** is disposed to enable said routing path in response to a **control input signal** received from another module from the plurality of modules when said end module is coupled to said another module.”

Sato explains that the **tri-state buffer 94** and **comparison means 88** enable the routing path by comparing a **control input signal (identification data 85)** to uppermost-stage data 87. (Ex. 1004, 16:1-18, 25:19-25; Ex. 1002, ¶¶ 137-138.) The memory module receives **identification data 85** every time the device turns on. (Ex. 1004, 15:9-12; Ex. 1002, ¶ 138.) The end module's **control circuit** receives **identification data 85** from the penultimate memory module—“another module”—because **identification data 85** is sent over the daisy chain route from JTAG tester connector pins 101. (Ex. 1004, 20:12-13, 21:24-22:2, Fig. 3; Ex. 1002, ¶ 138.)



(Ex. 1002, ¶ 138.)

2. *Dependent Claim 2*

- a. “The stacked module of claim 1;”

See Section IX.A.1.

- b. “wherein the one or more **passive port** forms a **ladder like routing path**, and the **passive port** connects a passive ball on one surface of a module to a passive pad on another surface of the module;”

The '243 patent explains that **passive ports** can follow a “ladder-like” routing path, “such as 1905.” (Ex. 1001, 9:8-10.) Figure 19 of the '243 patent identifies three “ladder-like” routing paths. (*Id.*)





Figure 19

(Ex. 1001, Fig. 19.) The **ladder-like routing path** has one vertical portion, i.e., in a direction extending into or out of a surface of a module, and one horizontal portion, i.e., in a direction along the surface of the module, to form a routing path that provides a signal to an active ball XO. (Ex. 1001, 9:8-22; Ex. 1002, ¶¶ 141-143.)

Sato discloses the same **ladder-like routing path**. Modified Figure 5 (below) illustrates that a **ladder-like routing path** is formed between TDO 86A and the top end of penetrating electrode 103 when the memory modules are stacked. (Ex. 1004,

23:23-24:2.) This is a **ladder-like routing path** because it includes horizontal portions (e.g., connection lines 115 and 117) and a vertical portion (e.g., **penetrating electrode 103**). (Ex. 1002, ¶ 143.) The **ladder-like routing path** is formed from a **passive port** because **penetrating electrode 103** is a **passive port**. See Section IX.C.2.c; Ex. 1002, ¶¶ 143, 170-171.



(Ex. 1002, ¶ 143.) Further, when more than two modules are stacked, the patterns repeats on each module. (Ex. 1002, ¶ 143.) Accordingly, Sato's ladder-like routing path changes its dimensional direction more than twice. (Ex. 1002, ¶ 143.)

As discussed in Section IX.A.1.c, Sato discloses that each **passive port** connects a ball on one surface of a module to a pad on another surface of the module.⁷ A POSITA would have understood that said ball and pad are a passive ball and passive pad because they are coupled together by a passive port and because they pass through an active signal. (Ex. 1002, ¶¶ 140-143.) Moreover, if Patent Owner argues that a **ladder-like routing path** must provide a signal to an active ball, the **stair-step routing path** of Sato does so because the ball⁸ on a module which receives an active signal is an active ball. (Ex. 1002, ¶¶ 140-143.)

3. *Dependent Claim 11*

- a. “The stacked module of claim 1;”

See Section IX.A.1.

- b. “wherein one or more of the plurality of modules includes a **main board**;”

Sato discloses that the stack of memory modules (semiconductor device 82) is mounted on a “**circuit board**.” (Ex. 1004 at 16:5-7; Ex. 1002, ¶¶ 145-148.) When discussing another embodiment, Sato teaches that “penetrating electrodes” of the bottom module are connected “with a terminal disposed on a **circuit board**” to send a signal to the stacked modules. (Ex. 1004 at 2:28-30; Ex. 1002, ¶¶ 145-148.) A

⁷ *See* footnote 4.

⁸ *See* footnote 4

POSITA would have understood that the **circuit board** in Sato's main embodiment (Ex. 1004 at 16:5-7) would also have terminals connected to penetrating electrodes on the bottom module.⁹ (Ex. 1002, ¶ 146.) Thus, a POSITA would have understood that Sato teaches that one of the plurality of modules is a **circuit board** that includes contact terminals to pass each of the input signals to the stacked memory modules. (Ex. 1002, ¶ 146.)

To the extent Patent Owner argues Sato does not teach this limitation, it would have been obvious to a POSITA to mount Sato's stacked memory modules onto a main board based on, *inter alia*, Sato's above described teachings. (Ex. 1002, ¶ 147.) Further, memory modules have been stacked on main boards for decades. (Ex. 1002, ¶ 148.) Indeed, memory modules, such as the ones described in Sato, are designed with the specific purpose of being mounted on a main board. (Ex. 1002, ¶ 148.) For example, Funaba, which discloses a similar stacked memory module, states "such semiconductor memory devices can be utilized in such applications as personal computers (PC), mobile telephones, and small digital home electric appliances." (Ex. 1008, [0286].) A POSITA would have understood that using a memory module

⁹ To the extent Patent Owner argues Sato does not teach this, it would be obvious to connect Sato's stack of memory modules to a circuit board in view of the teachings of the alternative embodiment. (Ex. 1002, ¶ 146.)

would require mounting it to the main board of the computer, mobile, or other device it is used in. (Ex. 1002, ¶ 148.) Accordingly, Sato renders obvious that one or more of the plurality of modules includes a **main board**.

4. *Dependent Claim 12*

- a. “The stacked module of claim 11;”

See Section IX.A.3.

- b. “wherein one or more vertically stacked module is connected to the main board;”

As discussed above, Sato teaches that the stacked modules are connected to the main board. *See* Section IX.A.4. And the stack of memory modules are vertically stacked. *See* Section IX.A.1.a.

B. Ground 2: Claims 1, 2, 11 and 12 Are Obvious Over Sato in view of Gaynes



1. *The Combination of Sato and Gaynes*

As shown above, Sato alone renders obvious claims 1, 2, 11 and 12. Patent Owner may argue that the claimed “active port” or “passive port” requires the particular ball and pad structures described in the ’243 specification (e.g., Ex. 1001, 9:8). This argument is incorrect and, in any event, Sato discloses ball and pads.¹⁰ (Ex. 1002, ¶ 107.)

¹⁰ *See* footnote 4.

Further, it would have been obvious to a POSITA to use ball and pad structures in Sato. Before the filing of the '243 patent, balls and pads were well-known structures used to form interconnections between stacked modules. (Ex. 1002, ¶ 153.)

Gaynes provides an advantageous method and structure of connecting signal lines in stacked memory modules. (Ex. 1002, ¶ 156.) For example, Gaynes discloses a method of forming penetrating electrodes in the form of thru-silicon vias (“TSVs”) in connection with pads and balls. As shown in Figures 3 and 4, Gaynes discloses forming pads (**surface deposits 33**) on the surface of the silicon chip by depositing a conductor on the periphery of via 31. (Ex. 1005, 8:26-30.)



(Ex. 1002, ¶¶ 156-157 (discussing Figs. 3-4).) The pads are metal layers that “facilitate[] the formation of on-chip and chip-to-chip connections.” (Ex. 1005,

8:20-25.) Gaynes further discloses forming balls by heating together layers of lead and tin to form an alloy to electrically and physically connect pads of two adjacent modules. (*Id.*, 9:45-10:7)

It would have been obvious to a POSITA to implement the ball, pad, and TSV structure taught by Gaynes to form Sato's penetrating electrodes. While Sato generally describes pads (e.g., connection terminals), it does not describe the materials used to implement them. Further, Sato does not explicitly mention how to form balls. Thus, a POSITA would have been motivated to look to known prior art, such as Gaynes, for the implementation details of forming balls and pads in order to stack modules. (*Id.*, ¶ 158.) Additionally, a POSITA would have recognized that the methods and structure used by Gaynes to fabricate the balls, pads, and TSV provide several benefits, such as enhanced durability, noise immunity, and electrical performance. (Ex. 1002, ¶ 159.)

A POSITA would have had a reasonable expectation of success in combining these references. (Ex. 1002, ¶¶ 160-164.) Like Sato, Gaynes teaches connecting stacked memory chips with TSV interconnections. (*See* Ex. 1005, Abstract (referring to "[c]hip stacks ... such as memory chips"); Ex. 1002, ¶ 160.) The via-to-via, via-to-pad, and pad-to-pad structures taught by Gaynes (Ex. 1005, 10:14-18) perform the same purpose as the penetrating electrodes and connection lines disclosed by Sato. (Ex. 1002, ¶ 161.) Further, Gaynes' pads perform the same

purpose as Sato's connection terminals. (*Id.*) Sato's penetrating electrode could be implemented using Gaynes' TSV because they both provide an electrical connection between surfaces of the silicon chip.

Thus, implementing the ball, pad, and TSV structure taught by Gaynes to form the penetrating electrodes disclosed by Sato represents nothing more than the combination of known elements in known ways that would have yielded predictable results to a POSITA. (Ex. 1002, ¶¶ 162-164.)


2. *Independent Claim 1*

- a. "1. A stacked module comprising a plurality of modules each comprising;"

See Ground 1, Section IX.A.1.a.



- b. "one or more active ports for carrying one or more active signal;"

Sato, in view of Gaynes, renders obvious this element. (Ex. 1002, ¶¶ 166-168.) As discussed in Section IX.A.1.b, Sato discloses active ports on each memory module.



(Ex. 1002, ¶ 166.)

Gaynes discloses forming an active port using **surface deposits 33** on the surface of the silicon chip. (Ex. 1005, 8:26-30.)



(Ex. 1002, ¶ 167.)

These **surface deposits 33** are **active ports** at least because they are metal contact pads that “facilitate[] the formation of on-chip and chip-to-chip connections.” (Ex. 1005, 8:20-25; Ex. 1001 at 9:3 (“An active pad may be also referred to herein as an ‘active port.’”); Ex. 1002, ¶ 168.) A POSITA would have found it obvious to use these surface deposits to form Sato’s contact pads, as discussed above. (Ex. 1002, ¶¶ 152-164.)

- c. “one or more **passive ports** for passing through the one or more active signals;”

As discussed above in Section IX.B.1, a POSITA would have been motivated to use Gaynes’ method of forming a **TSV** structure to form Sato’s **penetrating electrodes**, which are formed on each module.

Gaynes explains that the **TSV** is filled with **metallization 34** to provide an electrical connection between surfaces of the silicon chip. (Ex. 1005, 8:26-34.) The **metallization 34** is a **passive port** at least because it passes through an active signal and is a connection between a passive pad on one surface of the module (surface deposit 33 on the lower surface of a chip) and a passive ball on another side of the module (regions 61 and 62). (Ex. 1001 at 9:8; Ex. 1002, ¶¶ 170-171.)




FIG. 6

(*Id.*)

Lead layers 61 and tin layers 62 and 62' are heated together to form an alloy that electrically connects the surface deposit 33 on a module with the adjacent stacked module. (Ex. 1005, 9: 451-10:7.) A POSITA would have understood that this process of melting tin and lead into an alloy is soldering. (Ex. 1002, ¶¶ 170-171.) Accordingly, to the extent Patent Owner argues a ball is required, lead layers 61 and tin layers 62 and 62' form a solder ball. (*Id.*)

- d. “a first serial chain route that includes at least one serial chain connection, the serial chain connection including: a serial chain circuit, a serial chain input, and serial chain output; said serial chain input coupled to said serial chain output through said serial chain circuit”
- e. “a second serial chain route and a control circuit for enabling a routing path that connects the first serial chain route with the second serial chain route within an end module;”
- f. “said control circuit is disposed to enable said routing path in response to a control input signal received from another module from the plurality of modules when said end module is coupled to said another module.”

Sato renders obvious these elements for the reasons described above. *See* Sections IX.A.1.d-f.

If Patent Owner argues Sato does not disclose or render obvious the balls described in footnotes 5 and 6, Sato, in view of Gaynes, renders them obvious. (Ex. 1002, ¶¶ 172-176.) As discussed above, a POSITA would have found it obvious to implement the balls taught by Gaynes when forming the penetrating electrodes disclosed by Sato. Section IX.B.1. And Gaynes discloses solder balls coupled to contact pads. *See* Section IX.B.2.c. Accordingly, Sato, in view of Gaynes, renders obvious these elements. (Ex. 1002, ¶¶ 172-176.)

3. *Dependent Claim 2*

- a. “The stacked module of claim 1;”

See Section IX.B.2.

- b. “wherein the one or more **passive port** forms a **ladder like routing path**, and the **passive port** connects a passive ball on one surface of a module to a passive pad on another surface of the module;”

Sato discloses coupling an active port on a module to a **passive port** that is not directly above said active pad, which requires a **ladder-like routing path**. *See* Section IX.A.2.b. As discussed in Section IX.A.1.c, Sato discloses that each **passive port** connects a ball on one surface of a module to a pad on another surface of the module.¹¹ Gaynes also discloses that each passive port connects a ball on one surface of a module to a pad on another surface of the same module. *See* Section IX.B.2.c.

Gaynes further discloses how to route signals horizontally and vertically. For example, Gaynes teaches “pad-to-pad” connections 71 and 73 that horizontally connect contact pads on the same surface of a module. (Ex. 1005, 10:29-39; Ex. 1002, ¶¶ 179-181.) The contact pads that are connected by the pad-to-pad connections are then vertically routed through “via-to-pad” connections to other contact pads on the opposite surfaces of their respective modules. Accordingly, Gaynes teaches how to form a **ladder-like routing path**. (Ex. 1002, ¶¶ 179-181.)

¹¹ *See* footnote 4.




FIG. 7

(Ex. 1005, Fig. 7.) As illustrated in Figure 7, the **ladder-like routing path** is formed from multiple **metallization 34 (passive ports)** that provide a stair-step routing path across layers of the stack to a ball (regions 61 and 62) that is configured to receive the signal. (Ex. 1002, ¶¶ 170-171, 178-179.) Further, the **ladder-like routing path** changes its dimensional direction at least twice. (Ex. 1002, ¶¶ 170-171, 179.)

A POSITA would have understood that the **ladder-like routing path** taught by Gaynes would be obvious and useful to horizontally and vertically route the signals of Sato. (Ex. 1002, ¶ 180.) For example, Sato's connection line 117 and penetrating electrode 103, which route TDO signals, can be implemented with the method of

forming pad-to-pad connections and via-to-pad structures taught by Gaynes. (*Id.*) Similarly, signal lines 118 and 121 and penetrating electrodes 104 and 105 can be formed with the method and structure disclosed by Gaynes. (*Id.*)

Additionally, Gaynes teaches that “[c]onnections may be provided by conductors having substantial vertical as well as horizontal segments” because, among other reasons, three degrees of freedom can lead to a more compact design. (Ex. 1005, 6:63-7:3.) Thus, a POSITA would be motivated to use the pad-to-pad and via-to-pad structures of Gaynes to connect the active pads of the Sato stacked modules to adjacent memory modules. (Ex. 1002, ¶ 180.)

4. *Dependent Claim 11*

- a. “The stacked module of claim 1;”

See Section IX.B.2.

- b. “wherein one or more of the plurality of modules includes a **main board**;”

Sato renders obvious this element for the reasons described above. *See* Section IX.A.3.

5. *Dependent Claim 12*

- a. “The stacked module of claim 11;”

See Section IX.B.4.

- b. “wherein one or more vertically stacked module is connected to the main board;”

Sato renders obvious this element for the reasons described above. *See* Section IX.A.4.b.


C. Ground 3: Claims 1, 2, 11 and 12 Are Obvious Over Sato in view of Eide

1. *The Combination of Sato and Eide*

Sato renders obvious claims 1, 2, 11 and 12, as discussed above. Nevertheless, Patent Owner may argue that the claimed “module” is limited to a semiconductor chip mounted on a PCB substrate. Such an argument would be misguided, however, as Eide discloses that structure, and it would have been obvious to a POSITA to implement it in Sato.

Sato discloses a structure and method of stacking semiconductor chips using TSV. *See* Section IX.A.1.a. Sato does not explicitly state whether the chip is mounted on a PCB substrate before being stacked. (Ex. 1002, ¶ 187.) Nevertheless, stacking integrated circuit chips mounted on PCB substrates was well-known in the art at the time, and a POSITA would have been motivated to implement this method and structure with Sato’s chips. (*Id.*, ¶ 188.)

Eide teaches a method of stacking integrated circuit chips mounted on PCB substrates. (Ex. 1006, 2: 59-62.) Eide’s Figure 1 depicts the stacked PCBs:



(Ex. 1006, Fig. 1.) Chip package 12 is a printed circuit board (“PCB”) frame that holds integrated circuit chip 19, which is embedded in TSOP package 16. (Ex. 1006, 5:32-50, 5:62-65, Figs. 2 and 5.) Multiple chip packages 12 are soldered together to form chip stack 10. (*Id.*, 5:15-31.)

It would have been obvious to a POSITA to use the PCB stacking method taught by Eide to stack Sato’s memory chips. (Ex. 1002, ¶¶ 186-207.)

Both Sato and Eide are directed toward the stacking of semiconductor chips. (*See* Ex. 1006, 3:39-60; Ex. 1004, Abstract; Ex. 1002, ¶ 192.) Like Sato, Eide teaches connecting stacked memory using vertical vias. (*See* Ex. 1006, 8:22-26 (stating that the upper and lower conductive pads within each PCB “are coupled together by vertically disposed vias 92”); Ex. 1004, Abstract, 10:29-11:10, 23:7-8 (“penetrating electrodes”).)

The integrated circuit chip 19 taught by Eide is similar to the semiconductor chip assembly 81 of Sato. (Ex. 1002, ¶ 194.) Both are semiconductor memory chips.

(*See* Ex. 1004, 10:29-11:10 (“[T]he semiconductor circuit chip is a memory chip”); Ex. 1006, 4:45-46 (“[T]he various chips within the stack 10 comprise memory chips.”).) Both Sato and Eide teach methods of stacking identical chips. (*See* Ex. 1004, 10:26-28 (“[I]dentical semiconductor circuit chip assemblies are stacked”); Ex. 1006, cl. 9 (“integrated circuit chip packages . . . being of identical configuration to the other chip packages in the stack”); Ex. 1002, ¶¶ 194-195.)

Eide’s vertical vias 54 and 92, and their respective conductive pads and conductive lines, serve a similar purpose as Sato’s penetrating electrodes and connection lines—electrically connecting stacked modules. (Ex. 1002, ¶ 196.) For example, Eide teaches that conductive trace 48 “couples the conductive pads 20 and 22” to vias that “extend through the thickness of the frame.” (Ex. 1006, 6:7-12.) And Sato discloses that “penetrating electrode 103 is interconnected to the terminal 111 . . . through the first connection line 115.” (Ex. 1004, 23:26-27.)

Eide’s PCB stacking method has several benefits over Sato’s TSV stacking method. (Ex. 1002, ¶¶ 197-200.) Since Eide’s PCB stacking requires just a few steps, the stack is easy to assemble and reassemble. (Ex. 1006, 2:39-55, 3:26-29; Ex. 1002, ¶ 198.) The ability to easily replace memory modules found to be defective is highly advantageous with respect to Sato, which teaches a boundary scan method, which is used for testing and debugging modules. (Ex. 1004, 1:9-12.) Thus, defective modules identified by Sato’s boundary scan can be more easily and


economically replaced using Eide's PCB stacking method. (Ex. 1002, ¶¶ 197-200.) Moreover, Eide's method is economical because it does not require the costly, advanced fabrication techniques required by TSV. (*Id.*, ¶¶ 199-200.) Eide's stacking method is also cost-effective because it requires only a few simple, well-known process steps. (Ex. 1006, 2:39-51.) For instance, conductive traces, conductive pads, and through hole vias, which Eide uses, can be easily achieved with equipment commonly used in the field. (Ex. 1002, ¶ 199.) Further, Eide's method minimizes stress by mounting chips on PCBs. (Ex. 1006, 3:31-38; Ex. 1002, ¶ 200.)

A POSITA would have understood that Sato's memory modules could be stacked with a variety of different stacking methods. (Ex. 1002, ¶ 201.) Although Sato's stacking with penetrating electrodes (i.e., TSVs) has some benefits, such as decreased conductor length, it also has potential drawbacks: TSV fabrication can be more expensive, complex, and have lower yield than PCB stacking methods. (Ex. 1002, ¶ 201.) TSV is generally used in the higher margin, higher volume designs. A POSITA would weigh the costs and benefits of TSV compared to a more traditional PCB stacking method, like the one disclosed by Eide, on a case-by-case basis. (*Id.*)

Thus, a POSITA would have understood that Sato's method of stacking using TSV provided certain benefits for certain specialized market segments, while Eide's simpler, less expensive, and proven approach would have been preferred for other

market segments. (*Id.*, ¶ 203.) Indeed, TSVs through silicon wafers are, to this day, used less than Eide’s more traditional packaging techniques. (*Id.*)

The combination of Sato and Eide would be simple and would not change Sato’s serial chains or the semiconductor circuit assembly (including the boundary scan controller). (*Id.*, ¶¶ 205-206.) It would have been routine for a POSITA to mount Sato’s chip (e.g., “semiconductor chip assembly 81”) in Eide’s stack structure as the integrated circuit chip 19.



(Ex. 1002, ¶¶ 205-206 (depicting the combination of Sato and Eide).)


A POSITA would have understood that only small implementation details of Sato would be affected by this combination. (Ex. 1002, ¶ 206.) A POSITA would have understood that Sato’s penetrating electrodes and terminals could be implemented using Eide’s vertical vias and conductive pads, respectively, when Sato

and Eide are combined. (Ex. 1002, ¶ 206.) Accordingly, POSITA would have had a reasonable expectation of success in combining these references. (Ex. 1002, ¶¶ 202-207.)

2. *Independent Claim 1*

- a. “1. A stacked module comprising a plurality of modules each comprising;”

To the extent the preamble is limiting, Sato, in view of Eide, discloses the preamble. *See* Section IX.A.1.a. Moreover, Eide discloses a stack of modules that are comprised of dies packaged on substrates. (Ex. 1006, 2:61-62 (“stack of chip packages mounted on a substrate”).) Eide’s stacked chip package 12 are memory modules. (Ex. 1006, 4:45-51.)




(Ex. 1006, Fig. 1.)

- b. “one or more **active ports** for carrying one or more active signal;”

Sato, in view of Eide, renders obvious this element. (Ex. 1002, ¶¶ 212-214.)

Sato discloses this element. Section IX.A.1.b. Additionally, Eide discloses multiple **active ports**, as illustrated in Figure 12, in the form of **conductive pads 58, 34** that carry active signals to adjacent modules:



(Ex. 1006, Fig. 12, 5:15-31, 8:25-30, 7:61-66; Ex. 1002, ¶¶ 212-214.)


Chip enable conductive pads 80, 82, 84, and 86 are also examples of **active ports** for carrying active signals such as chip enable signal CE 1. (Ex. 1006, 7:49-8:7; Ex. 1002, ¶ 214.)

- c. “one or more **passive ports** for passing through the one or more active signals;”


Sato, in view of Eide, renders obvious this element. Sato discloses this element. Section IX.A.1.c. Furthermore, Eide teaches that there are multiple **passive**

ports on each module—vias 54 and 92—that pass through the memory modules. (Ex. 1006, 6:26-39, 8:22-26; Ex. 1002, ¶ 215.) The vias are passive ports because they are electrical connections that pass active signals through the stacked memory modules from one surface to the other. (Ex. 1002, ¶¶ 216-220.)


For example, the vias couple conductive pads (e.g., 38 and 60) on the lower surface of a module to conductive pads (e.g., 34 and 58) on the upper surface of the same module. (See, e.g., Ex. 1006, 6:22-33, 7:59-64, 8:18-33.) Figure 12 illustrates the passive ports.



(Ex. 1002, ¶ 216.)



(Ex. 1006, Fig. 12 (focusing on vias 54).)



(Ex. 1006, Fig. 12 (focusing on vias 92).)

The **vias** are connected to a solder ball on the surface of chip package 12 because the conductive pads are soldered to the module stacked above or below it. (Ex. 1006, 5:29-31, 8:25-31.) Accordingly, if Patent Owner argues for a narrow construction of **passive port**, Sato, in view of Eide, renders obvious a connection between a passive ball (e.g., the solder on conductive pad 34 or 58) on one surface of a SDRAM module¹² and a passive pad (e.g., conductive pads 38 and 60) on another surface of the same SDRAM module. (Ex. 1002, ¶¶ 215-222.)

¹² See Section IX.A.1.a.

Moreover, to the extent that Patent Owner argues that each of the modules must be an SDRAM module, Sato and Eide render that obvious because Sato's memory chips are SDRAM. *See* Section IX.A.1.a.

- d. “a first serial chain route that includes at least one serial chain connection, the serial chain connection including: a serial chain circuit, a serial chain input, and serial chain output; said serial chain input coupled to said serial chain output through said serial chain circuit;”
- e. “a second serial chain route and a control circuit for enabling a routing path that connects the first serial chain route with the second serial chain route within an end module;”
- f. “said control circuit is disposed to enable said routing path in response to a control input signal received from another module from the plurality of modules when said end module is coupled to said another module.”

Sato renders obvious these elements for the reasons described above. *See* Sections IX.A.1.d-f. The combination of Sato and Eide would be simple and would not change Sato's serial chains or the semiconductor circuit assembly (including the boundary scan controller). (Ex. 1002, ¶ 223.) Accordingly, Sato, in view of Eide, renders obvious these elements. (Ex. 1002, ¶ 227.)

If Patent Owner argues Sato does not disclose or render obvious the balls described in footnotes 5 and 6, Sato, in view of Eide, renders them obvious. (Ex. 1002, ¶¶ 224-227.) Eide discloses solder balls coupled to contact pads, such as the solder ball on Eide's conductive pad 38 (*see* Section IX.C.2.c) that would be used to implement Sato's connection terminals 116 and 89A in the proposed combination.

(Ex. 1002, ¶¶ 224-227.) Accordingly, Sato, in view of Gaynes, renders obvious these elements. (*Id.*)

3. *Dependent Claim 2*


- a. “The stacked module of claim 1;”

See Section IX.C.2.

- b. “wherein the one or more **passive port** forms a **ladder like routing path**, and the **passive port** connects a passive ball on one surface of a module to a passive pad on another surface of the module;”

Sato, in view of Eide, renders obvious this element. Eide discloses that a **passive port** connects a passive ball on one surface of a module to a passive pad on another surface of the module. Section IX.C.2.c.

Eide further discloses that “upper conductive pads 58 and the lower conductive pads 60 are coupled together in **stair step fashion**.” (Ex. 1006, 7:20-24.) As illustrated in Figure 12, the **stair step routing path** connects conductive pad 86 to **connecting via 54** in each module, such that a signal transmitted through the **stair step routing path** would eventually reach a ball on the surface of the chip package 12 that is configured to receive the signal. (Ex. 1006, 7:49-8:7; Ex. 1002, ¶¶ 229-230.) As discussed above, **connecting via 54** is a **passive port**. Section IX.C.2.c. Thus, the **connecting via 54** that are coupled form a **ladder-like routing path**. (Ex. 1002, ¶¶ 229-230.)



(Ex. 1002, ¶ 229.) The ladder-like routing path changes its dimensional direction more than twice. (Ex. 1002, ¶¶ 229-230.)


4. *Dependent Claim 11*

a. “The stacked module of claim 1;”

See Section IX.A.1.

b. “wherein one or more of the plurality of modules includes a main board;”

Sato, in view of Eide, teaches this element. Sato teaches that the stacked modules are connected to the main board. *See* Section IX.A.3.b. Moreover, Eide teaches that its memory modules are stacked on a substrate 14. (Ex. 1006 at 4:38-39; Ex. 1002 ¶¶ 232-233.)



(Ex. 1002, ¶¶ 232-33 (highlighting Ex. 1006 at Fig. 1).) “**Substrate 14**, which has conductive pads on an upper surface thereof, is of conventional printed circuit board design.” (Ex. 1006 at 4:40-41.) Conductive pads 80, 82, 84 and 86 carry input signals, such as chip select signals CE 1-4, to the stack of chip packages 12. (Ex. 1006 at 7:49-8:7, Fig. 12; Ex. 1002 ¶ 233.)

To the extent Patent Owner argues Sato in view of Eide does not teach this limitation, it would have been obvious to a POSITA to mount chip stack 10 onto a main board. (Ex. 1002, ¶ 234.) Memory modules have been stacked on a main board for decades. (Ex. 1002, ¶ 234.) Indeed, as explained at Section IX.A.3.b, memory modules such as the ones described in Sato and Eide are designed with the specific purpose of being mounted on a main board. (Ex. 1008, [0286]; Ex. 1002, ¶ 234.) A POSITA would have understood that using a memory module would require mounting it to the main board of the computer, mobile, or other device it is used in. (Ex. 1002, ¶ 234.) Accordingly, Sato, in view of Eide, renders obvious that one or

more of the plurality of modules includes a **main board**.


5. *Dependent Claim 12*

- a. “The stacked module of claim 11;”

See Section IX.C.4.

- b. “wherein one or more vertically stacked module is connected to the **main board**;”

As discussed above, Sato, in view of Eide, renders obvious stacked modules connected to the **main board**. *See* Section IX.C.4.b. And the stack of memory modules are vertically stacked. *See* Section IX.C.2.a.



(Ex. 1002, ¶ 236 (highlighting Ex. 1006 at Fig. 1).)

D. Ground 4: Claims 1, 2, 11 and 12 Are Obvious Over Sung

1. *Independent Claim 1*

- a. “1. A stacked module comprising a plurality of modules each comprising;”

Sung renders obvious this element. Sung discloses and claims “methods and circuits” for constructing “three-dimensional integrated circuit systems” that include

“layers” of “stacked multi-chip modules.” (Ex. 1007, Abstract, [0005], [0029], [0043], [0050], [0052], [0053], cl. 1; Ex. 1002, ¶¶ 72-80, 237-245.) Sung’s “three-dimensional stack” applies to “stacks of dies” as well as “stacked multi-chip modules.” (Ex. 1007, [0025], [0052].) Thus, a POSITA would understand Sung discloses stacked multichip modules, which are dies packaged on a substrate. (Ex. 1002, ¶¶ 72-80, 237-245.)

To the extent the Patent Owner argues the module must be an SDRAM module, Sung renders that obvious. For example, Sung discloses that the stacked modules consist of multiple memory modules. (Ex. 1007, Abstract; Ex. 1002, ¶¶ 72-80, 237-245.) Sung explains that “stacking has the potential to increase processing power, chip integration, operating speed and *data storage density*.” (Ex. 1007, [0006], [0042].) A POSITA would have therefore understood that Sung contemplates using memory modules in its three-dimensional stacked integrated circuit. (Ex. 1002, ¶¶ 72-80, 237-245.) Moreover, as discussed with respect to Section IX.A.1.a, a POSITA would have found it obvious to use SDRAM in stacked memory modules. (Ex. 1002, ¶¶ 72-80, 87-93, 237-245.) A POSITA would have therefore understood that Sung discloses multiple memory modules, and that Sung renders obvious stacked SDRAM modules. (Ex. 1007, [0040], [0052]; Ex. 1002, ¶¶ 72-80, 87-93, 237-245.)

- b. “one or more **active ports** for carrying one or more active signal;”

Sung renders obvious this element. Sung discloses forming one or more **active ports** on each stacked module, such as the pads of **conditional connection 104**. Sung explains that **conditional connection 104** connects the vertical conductor 2 and terminators 4 to “implement[] various inter-die communication networks.” (Ex. 1007, [0044]; Ex. 1002, ¶¶ 246-253.)




Figure 3: Staggered die offset alignment and die broadcast using die connectors.

(Ex. 1007, Fig. 3.) A POSITA would have understood that the **square-shaped portion of conditional connection 104** surrounding vertical conductor 2 is a contact pad made from conductive material. (Ex. 1002, ¶¶ 246-253.)

This portion of **conditional connection 104**, which is present in each layer of the stack, is an **active port** because it is an electrical connection that broadcasts active signals, such as the `addr_in` signal. (Ex. 1007, [0044], [0047]; Ex. 1002, ¶¶ 246-253.) The `addr_in` signal is an active signal because it is used for the “selection of [a] specific module” in the stack, just like the active signals described in the ’243 patent. (Ex. 1001, 8:61-63; Ex. 1007, [0048]; Ex. 1002, ¶¶ 246-253.)

- c. “one or more **passive ports** for passing through the one or more active signals;”

Sung renders obvious this element. In particular, Sung discloses that each module has **passive ports—through vias**—that pass through the active signals from one surface of a module to the other. (Ex. 1002, ¶¶ 254-264.)




Figure 3: Staggered die offset alignment and die broadcast using die connectors.

(Ex. 1007, Fig. 3.)

In particular, Sung discloses a “connector 100 with [a] vertical conductor 2” that includes a **through via** that passes “**through the thickness of a substrate**” and is “coupled 104 to its **terminators 4**.” The **through via** of the connector performs “broadcasting” by passing through an active signal from a preceding layer to a next layer in the stack. (Ex. 1007, [0047], [0048], Figs. 3, 6, 9; Ex. 1002, ¶¶ 254-264.)

Further, Sung explains that vertical conductors are “solder mounds,” which is another word for solder ball. (Ex. 1007, cls. 11-12; Ex. 1002, ¶¶ 254-264.) Accordingly, a POSITA would have understood that the **portion of the vertical conductor** that is not formed within the aperture in the substrate is a passive ball.

(Ex. 1002, ¶¶ 254-264.) Likewise, Sung discloses that the **terminators** are “**3D via pads**,” and so a POSITA would have understood that Sung’s **through via** forms a connection between a passive **solder mound** on one surface of the module and a passive **3D via pad** on another surface of the module. (Ex. 1007, [0029], [0030], cl. 36; Ex. 1002, ¶¶ 254-264.)

Moreover, the structure of Sung’s **through via** is analogous to the ’243 patent’s example structure of a **passive port** having a “connection between a passive ball on one surface of a SDRAM module and a passive pad on another surface of the same SDRAM module.” (Ex. 1001, 9:8; Ex. 1002, ¶¶ 254-264.) This connection, i.e., the **through via**, has the same structure. (Ex. 1002, ¶¶ 254-264.)

To the extent the Patent Owner argues the module through which the passive port passes must be a synchronous DRAM (SDRAM) module, Sung renders that obvious. For example, Sung discloses that the stacked modules consist of multiple memory modules. (Ex. 1007, Abstract; Ex. 1002, ¶¶ 72-80, 237-245.) Sung explains that “stacking has the potential to increase processing power, chip integration, operating speed and *data storage density*.” (Ex. 1007, [0006], [0042].) A POSITA would have therefore understood that Sung discloses multiple memory modules. (Ex. 1007, [0040], [0052]; Ex. 1002, ¶¶ 72-80, 237-245.)

A POSITA would have understood that the term “storage” used by Sung would include SDRAM and would have immediately envisioned SDRAM. (Ex.

1002, ¶¶ 87-93, 237-245, 254-264.) There were (and still are) a finite number of different storage memories, and SDRAM was the most common type of memory used before the filing of the '243 patent. (*Id.*)

Further, it would have been obvious to a POSITA to use SDRAM. (*Id.*) Nothing in Sung restricts the memory chip to a particular type of memory. (*Id.*) SDRAM was well-known in the art at the time, nearly all electronic devices used SDRAM, and SDRAM was widely used in computers as main memory. (*Id.*) In addition, SDRAM designers have long sought methods of increasing the amount of SDRAM on a given package and Sung provides a method for stacking memory modules to increase the amount of memory in a package. (*Id.*)

Alternatively, to the extent that Patent Owner argues that the through vias of the vertical conductors of Sung are not **passive ports**, Sung nevertheless renders obvious this feature in additional ways. For instance, the portion of the **conditional connection** shown in red below is a **passive port** that passes an active signal from the **vertical conductor solder mound** through the substrate to the **terminator 3D via pad** on the other side. (Ex. 1007, [0030], [0043], [0044], [0047], [0048], cls. 15, 37; Ex. 1002, ¶¶ 254-264.) While Figure 3 shows the **terminators** on the same side of the module substrate as the **vertical conductors**, it would have been obvious to a POSITA in view of Sung's teachings of, e.g., using C-4 solder pads and micro bump

bonding, to locate the **terminators** on an opposite side of the modules from the **vertical conductors**. (Ex. 1007, [0003], cls. 8, 18, 35; Ex. 1002, ¶¶ 254-264.)




Figure 3: Staggered die offset alignment and die broadcast using die connectors.

(Ex. 1007, Fig. 3.)

- d. “a **first serial chain route** that includes at least **one serial chain connection**, the **serial chain connection** including: a **serial chain circuit**, a **serial chain input**, and **serial chain output**; said **serial chain input** coupled to said **serial chain output** through said **serial chain circuit**;

Sung renders obvious this element. Sung discloses that each module has a **first serial chain route** that includes at least one **serial chain connection** (**connectors**

100). (Ex. 1007, [0029], [0050]; Ex. 1002, ¶¶ 265-277.) Specifically, Sung describes an **inter-die scan chain** that accomplishes “communication between multiple dies.” (Ex. 1007, [0049].) For example, Figure 10 of Sung depicts an “**inter-die scan chain 290** across three dies 110, 112, and 114,” although the **inter-die scan chain** could extend across any number of layers. (Ex. 1007, [0049].)




Figure 10: Inter-die communications chain for multiple dies.

(Ex. 1007, Fig. 10.)

Connectors 100 are serially connected to form the **inter-die scan chain 290**. (Ex. 1002, ¶¶ 265-277.) Sung explains that the input of each module (shift_in) is coupled to an output (shift_out) through a register. (Ex. 1007, [0049].) The output is “coupled to the die below 112 through a **connector 100**.” (*Id.*) This coupling pattern is repeated until the bottom module is reached. (*Id.*)

The **inter-die scan chain** portion that extends across each module and includes **connector 100** is the claimed **first serial chain route** of that module. (Ex. 1002, ¶¶ 265-277.) Multiple **connectors 100** that are connected in series to form the **inter-die scan chain 290** can also be considered the **first serial chain route**. (*Id.*)

Sung’s **connectors 100** each include a **serial chain circuit**, **serial chain input**, and **serial chain output**. (*Id.*)




Figure 10: Inter-die communications chain for multiple dies.

(Ex. 1007, Fig. 10.) **Connector 100** has a “vertical conductor 2 coupled [] to its **terminators**.” (Ex. 1007, Fig. 10.) As discussed in Sections IX.D.1.c, Sung’s vertical conductors 2 each include two portions i) a **ball** and ii) a **through via** (or passive port) that “extend[s] through the thickness of a substrate” and is connected to **terminator 4**. When a signal travels down the stack, **ball portions** of the vertical conductors 2 receive a signal from the module above, and **terminator 4 pads** provide the signal to the module below. (Ex. 1007, [0049]; Ex. 1002, ¶¶ 265-277.) This is the same as the ’243 patent’s system, where the “**serial chain input** is disposed

to receive a signal” and a “serial chain output is disposed to provide the signal.” (Ex. 1001, 10:8; Ex. 1002, ¶¶ 265-277.) Like Sung, the ’243 patent’s “serial chain input” and “serial chain output” can be in the form of “balls and pads” that are connected by a “serial chain circuit” to form the serial chain connection. (Ex. 1001, 10:8.)

Moreover, Sung’s through vias that “extend through the thickness of a substrate” of the modules are serial chain circuits, because, like the serial chain circuits of the ’243 patent, each “functions as a passive port” to create a “signal route” that “coupl[es] a ball and pad.” (Ex. 1007, [0044]; Ex. 1001, 10:2, 10:8; Ex. 1002, ¶¶ 265-277.)




Figure 3: Staggered die offset alignment and die broadcast using die connectors.

(Ex. 1007, Fig. 3.)

Alternatively, to the extent that Patent Owner argues that the through vias of the vertical conductors of Sung are not **serial chain circuits**, Sung nevertheless renders obvious this feature in additional ways. For instance, additional **serial chain connections** are shown in the below Figures, where the active signal transmitted through the stack by the **connectors 100** is received at each module by the **vertical conductor solder mound**, and passed through the **conditional connection** to the

terminator pad where it is output to the next module in the stack. (Ex. 1007, [0044], [0046], [0047], [0049]; Ex. 1002, ¶¶ 265-277.) Thus, the **connector 100** in each module of the **scan chain 290** in Sung's stack has a **serial chain route** of one or more **serial chain connections**. (Ex. 1002, ¶¶ 265-277.) Multiple **connectors 100** that are connected in series to form the **scan chain 290** can also be considered the first serial chain route. (Ex. 1002, ¶¶ 265-277.)




Figure 10: Inter-die communications chain for multiple dies.

(Ex. 1007, Fig. 10.)




Figure 3: Staggered die offset alignment and die broadcast using die connectors.

(Ex. 1007, Fig. 3.)

- e. “a **second serial chain route** and a **control circuit** for enabling a **routing path that connects** the **first serial chain route** with the **second serial chain route** within an end module;”

Sung renders obvious this element. As explained above in Section IX.D.1.d, Sung’s modules each have a **serial chain connection (connectors 100)**. (Ex. 1007, [0044], cls. 36-37, 39.) At least one of those **serial chain connections** in each module further form a **second serial chain route**—a part of the **broadcasting circuit 250** in

each module. (Ex. 1002, ¶¶ 278-291.) Multiple **connectors** that are connected in series to form the **broadcasting circuit 250** can also be considered the **second serial chain route**. (*Id.*)

Specifically, Sung discloses a **broadcasting circuit 250** that “conveys the data” in the bottom module “to the top of the stack.” (*Id.*, [0049].) A POSITA would have understood that the **connector** of each module forming the **broadcasting circuit** depicted at Figure 10, or multiple **connectors** that together form the **broadcasting circuit**, is a **second serial chain route** formed by other serially connected **connectors**. (Ex. 1007, [0049]; Ex. 1002, ¶¶ 278-291.) As discussed above, **connectors** include a **serial chain circuit**, a **serial chain input**, and a **serial chain output**. (Ex. 1002, ¶¶ 278-291.)




Figure 10: Inter-die communications chain for multiple dies.

(Ex. 1007, Fig. 10.)

Alternatively, to the extent that Patent Owner argues that the through vias of the vertical conductors of Sung are not a **serial chain circuit**, Sung nevertheless renders obvious this feature in additional ways. For instance, the **conditional connections** coupling the **terminator pads** and **vertical conductors** of Sung **connectors** are also **serial chain circuits**. (Ex. 1007, [0044]; Ex. 1002, ¶¶ 278-291.) The **broadcasting circuit connector** that extends across each module is a **second serial chain route** of that module. (Ex. 1002, ¶¶ 278-291.) Multiple **connectors** that are connected in series to form the **broadcasting circuit** can also be considered the **second serial chain route**. (*Id.*)




Figure 10: Inter-die communications chain for multiple dies.

(Ex. 1007, Fig. 3.)

Sung discloses a **control circuit** (**die identifier circuit 230** and **tristate buffer 296**) for enabling the claimed **routing path**. (Ex. 1007, [0029], [0050]; Ex. 1002, ¶¶ 338-346.) A “bottom_id” signal is generated at the **die identifier circuit** in the bottom module. (Ex. 1007, [0046]; Ex. 1002, ¶¶ 278-291.) The bottom layer is an end module in the stack since no others are stacked below it. (Ex. 1002, ¶¶ 278-291.) When “bottom_id” is asserted, it enables the **routing path** so that the input signal that passes through **connectors** of the **inter-die scan chain** is “coupled by [the] **tristate buffer 296** to” the **connectors** of the “**broadcasting circuit 250** that

conveys the data to the top of the stack 110.” (Ex. 1007, [0049]; Ex. 1002, ¶¶ 278-291.) Thus, the **die identifier circuit** and **tristate buffer** in the bottom die enables a **routing path** between the **first serial chain route** and the **second serial chain route**. (Ex. 1007, [0049]; Ex. 1002, ¶¶ 278-291.)





Figure 10: Inter-die communications chain for multiple dies.

(Ex. 1007, Figs. 6, 10.)

Alternatively, to the extent that Patent Owner argues that the claimed “end module” is a module other than the top or bottom module in the stack and that a **routing path** can span multiple modules, Sung nevertheless renders obvious this element in additional ways. For instance, under such a construction, when “bottom_id” in the module 112 is not asserted, the **tristate buffer 296** in module

112 enables a **routing path** within the modules 112 and 114 so that the input signal passed through the **connectors** of the **inter-die scan chain** is coupled to the **connectors** of the **broadcasting circuit**. (Ex. 1007, [0049].)



(Ex. 1007, Figs. 6, 10.) Under this construction, the **connectors** in bottom module 114 would not be the **first** and **second serial chain routes**, or would not include those **connectors**. But, the **connectors** in modules 112 and 110 would be **first** and **second serial chain routes**, or would be included in the **first** and **second serial chain routes** corresponding to the **interdie scan chain** and **broadcasting circuit**, in addition to modules stacked above module 110 that are not shown in Figure 3.

- f. “said **control circuit** is disposed to enable said routing path in response to a **control input signal** received from another module from the plurality of modules when said end module is coupled to said another module.”

Sung renders obvious this element. As discussed in the previous section, Sung discloses a **control circuit** (**die identifier circuit 230** and **tristate buffer 296**) that enables a routing path connecting first and second serial chain routes in an end module. (Ex. 1007, [0046], [0049]; Ex. 1002, ¶¶ 292-302.) The **control circuit** is disposed to enable the routing path in response to a **control input signal** received from another module when the end module is coupled to the other module. (Ex. 1002, ¶¶ 292-302.)

Sung’s “**tristate buffer 296**” has a **control line** that tri-states the input when pulled low to disable a routing path between the first and second serial chain routes, and to enable the routing path when pulled high. (Ex. 1001, 10:10-32; Ex. 1007, [0049]; Ex. 1002, ¶¶ 292-302.) When one of Sung’s modules has another module stacked below it, the “bottom_id” signal output by its **bottom die self-identifier circuit** is **grounded** to disable the **tristate buffer 296**, just as the ’243 patent’s connection of the “StkLow” ball to **ground** disables the path “2120.” (Ex. 1007, [0046], [0049]; Ex. 1002, ¶¶ 292-302.)

However, the **bottom die self-identifier circuit** in a bottom module does not receive this **ground signal**, and therefore its “bottom_id” signal is pulled high by a **voltage bias** from a weak pull-up device to enable the routing path through the

tristate buffer 296, just like in the '243 patent's configuration. (Ex. 1001, 10:10-32; Ex. 1007, [0049]; Ex. 1002, ¶¶ 292-302.) A POSITA would have understood that the **voltage bias** is provided to each layer of the stack using a bus, such as broadcasting circuit 250, such that the **voltage bias** is received from another module. (Ex. 1002, ¶¶ 292-302.)





Figure 10: Inter-die communications chain for multiple dies.

(Ex. 1007, Figs. 6, 10.)

Sung's **control circuits** operate in the same manner as the control circuit described in the '243 patent. (Ex. 1002, ¶¶ 292-302.) The '243 patent discloses that “[a]ll modules have ... a **selectable buffer 2115**” with a control line “that tri-states the input when pulled low,” to disable a routing path between first and second serial

chain routes, and to “let the input signal branch out 2120 to the other pads” when pulled high to enable the routing path. (Ex. 1001, 10:10-32; Ex. 1002, ¶¶ 292-302.) Each module’s “StkLow” ball is “connected internally to **GND 2119**, thus pulling down the buffer control line when a module is stacked above it,” and pulling it “up when no module is stacked directly above it.” (*Id.*)


Below, Figures from the '243 patent and Sung have been highlighted and color-coded to demonstrate that the **die identifier circuit** and **tristate buffer** in Sung operate in the same manner as the **control circuit** in the '243 patent. (Ex. 1002, ¶¶ 292-302.)



(Ex. 1001, Fig. 21b; Ex. 1007, Figs. 5, 8.)

Thus, Sung discloses that the **tristate buffer** is disposed to enable a routing path between first and second serial chain routes in response to a **control input signal** received from another module when the end module is stacked to another module in exactly the same manner as the modules of the '243 patent. (Ex. 1002, ¶¶ 292-302.)

Alternatively, as discussed with respect to Section IX.D.1.e above, to the extent that Patent Owner argues that the claimed “end module” is a module other than the top or bottom module in the stack and that a routing path can span multiple modules, Sung still renders obvious this element in additional ways. For example, under such a construction, the **control circuit in module 112** enables the routing path within the modules 112 and 114 in response to a **control input signal** received from another module, such as module 114, when the other module 114 is stacked to the module 112. In that case, the **control signal is the ground signal** received by module 112 from module 114. (Ex. 1007, [0046], [0049].)



(Ex. 1007, Figs. 6, 10.)

2. Dependent Claim 2

a. “The stacked module of claim 1;”

See Section IX.D.1.

b. “wherein the one or more **passive port** forms a **ladder like routing path**, and the **passive port** connects a passive ball on one surface of a module to a passive pad on another surface of the module;”

Sung renders obvious this element. First, Sung renders obvious that the **passive port** connects a passive ball on one surface of a module to a passive pad on another surface of the module. Section IX.D.1.c.

Further, Sung renders obvious providing a **ladder-like routing path** formed from one or more of the **passive ports**. The broadcasting circuit of Sung provides a

ladder-like routing path. (Ex. 1002, ¶¶ 304-312.) In particular, Sung shows a broadcasting circuit in which “alternating dies are offset by the distance, d , between the 3D via conductor and 3D via pads” of each connector. (Ex. 1007, [0030], [0044], [0047].) This arrangement creates a **ladder-like routing path** having both vertical portions along the direction of the vertical conductors and horizontal portions along the direction of the metal conditional connection such that the routing path changes its directional dimension multiple times when the modules are stacked. (Ex. 1007, [0044]; Ex. 1002, ¶¶ 304-312.) Moreover, if Patent Owner argues that a ladder-like routing path must terminate at an active ball of a module, the stair-step routing path of Sung does so because it enables an active signal transmitted through the routing path to be received by a ball portion of a vertical conductor solder mound. (Ex. 1002, ¶¶ 304-312.)




Figure 9: Die address precomputation and address resolution stack.

(Ex. 1007, Fig. 9.) This **ladder-like routing path** is formed from the portions of the **passive port vertical conductor interdie vias** that pass through the substrate of each module. (Ex. 1007, [0043], cls. 6-37; Ex. 1002, ¶¶ 304-312.)

Alternatively, to the extent that Patent Owner argues that the through vias of the vertical conductors of Sung are not a serial chain circuit, Sung nevertheless renders obvious this feature in additional ways. As discussed in Section IX.D.1.c, while Figure 3 shows the terminators on the same side of the module substrate as the

vertical conductors, it would have been obvious to a POSITA in view of Sung's teachings to locate the terminators on an opposite side of the modules from the vertical conductors. (Ex. 1007, [0003], cls. 8, 18, 35; Ex. 1002, ¶¶ 304-312.) In those implementations, the **conditional connections** are **passive ports** that connect a **passive ball** (**vertical conductor solder mound**) on one surface of a module to a **passive pad** (**terminator pad**) on another surface of the same module. (*Id.*)




Figure 3: Staggered die offset alignment and die broadcast using die connectors.

(Ex. 1007, Fig. 3.) Further, in these implementations, the broadcasting circuit provides a **ladder-like routing path** that is formed from one or more of the **passive ports** and that changes its dimensional direction multiple times when the modules

are stacked, as shown below. (Ex. 1007, [0047]-[0049]; Ex. 1002, ¶¶ 304-312.)

Using this stair-step routing path, a signal such as the “addr_in” signal can eventually reach a vertical conductor 2 solder ball of a layer in the stack that is identified by the address indicated by the “addr_in” signal. (Ex. 1002, ¶¶ 304-312.)




Figure 9: Die address precomputation and address resolution stack.

(Ex. 1007, Fig. 9.)

3. *Dependent Claim 11*

- a. “The stacked module of claim 1;”

See Section IX.D.1.

- b. “wherein one or more of the plurality of modules includes a **main board**;”

Sung renders obvious this element. As discussed in Section IX.D.1.a, Sung renders obvious a stacked module comprising a plurality of modules. Further, it would have been obvious to a POSITA to mount Sung’s stacked module to a **main board**. (Ex. 1002, ¶¶ 314-319.)

Sung discloses that various external signals will be input to and output from the stack. (Ex. 1002, ¶¶ 314-319.) For example, Sung discloses that its stacked module can communicate with components external to the stack to receive or provide “external data input,” “external data output,” “global clocks, addresses, and control signals” that are each input to or output from the stack. (Ex. 1007, [0018], [0047], cls. 70-72.)

To receive and transmit these external signals, a POSITA would have understood that Sung’s stacked module includes a module having a **main board**, such as a PCB or motherboard. (Ex. 1002, ¶¶ 314-319.) As explained in Section IX.A.3.b, modules such as those described by Sung are specifically designed for mounting to a main board. (Ex. 1008, [0286]; Ex. 1002, ¶¶ 314-319.) A POSITA would have mounted Sung’s stacked modules to a main board, for example, using

the vertical conductors and terminators described in Sung. (Ex. 1007, [0043]-[0044], [0052]; Ex. 1002, ¶¶ 314-319.) Such a connection, as shown below, would enable communication of signals, including addresses, “global clocks,” “external data input,” and “external data output signals,” to and from the stack. (Ex. 1007, [0047], cls. 70-72; Ex. 1002, ¶¶ 314-319.)




Figure 9: Die address precomputation and address resolution stack.

(Ex. 1007, Fig. 9.) Accordingly, Sung renders obvious that one or more of the plurality of modules includes a **main board**.

4. *Dependent Claim 12*

- a. “The stacked module of claim 11;”

See Section IX.D.3.

- b. “wherein one or more vertically stacked module is connected to the **main board**;”

As discussed above, Sung teaches that the stacked modules are connected to the main board. *See* Section IX.D.3. Furthermore, Sung’s modules are vertically stacked. *See* Section IX.D.1.a.

E. Ground 5: Claims 1, 2, 11 and 12 Are Obvious Over Sung in View of Matsui

1. *Claims 1 and 2*

As discussed in Section IX.D, Sung renders obvious Claims 1 and 2.

However, to the extent that Patent Owner argues the claimed plurality of modules must be SDRAM modules, Sung, in view of Matsui, renders obvious a stacked module comprising a plurality of SDRAM modules. (Ex. 1002, ¶¶ 323-337.)

It would have been obvious to a POSITA at the time of invention reviewing Sung and Matsui to use Sung’s method of three-dimensional stacking to stack a plurality of SDRAM memory modules that each have SDRAM dies on a substrate. (*Id.*, ¶¶ 72-82, 87-93, 237-245, 323-337.) As discussed above, Sung explains that its methods for stacking identical dies “can be applied to[] stacked multi-chip modules,” among other structures. (Ex. 1007, [0005], [0052].) Matsui also provides

a single layout solution, and specifically discloses using “the same pattern [...] for all of the DRAM chips to be stacked,” in a “memory module.” (Ex. 1011, Abstract, [0052], [0113], cls. 9-10, 16; Ex. 1002, ¶¶ 323-337.) A POSITA reviewing Sung, in view of Matsui, would have therefore found it obvious to apply Sung’s stacking techniques to memory modules. (Ex. 1002, ¶¶ 72-82, 87-93, 237-245, 323-337.)

A POSITA would have been motivated to apply Sung’s stacking methods to memory as taught by Matsui to take advantage of stacking’s “potential to increase processing power, chip integration, operating speed, and data storage density in the same planar area,” while “incurring no extra design effort.” (Ex. 1007, [0006], [0025]; Ex. 1002, ¶¶ 323-337.) Because Sung and Matsui describe different aspects of a stacked integrated circuit system, a POSITA at the time would have been motivated to combine the teachings of Sung and Matsui to supplement the teachings of each. (Ex. 1002, ¶¶ 323-337.)

Moreover, a POSITA reviewing the disclosures of Sung and Matsui would have understood the references to be directed to the same field of endeavor, and for their teachings to be compatible. (Ex. 1002, ¶¶ 323-337.) For example, both references disclose stacked semiconductor devices in which each layer of the stack is identical. (See Ex. 1007, [0036]; Ex. 1011, [0023]-[0024], [0052], [0113], cls. 9-10, 16, Fig. 40; Ex. 1002, ¶¶ 72-82, 323-337.) In both, when a layer is stacked to another, their vias connect to create a serial bus connection. (Ex. 1007, [0047]; Ex.

1011, [0101], [0104]-[0107]; Ex. 1002, ¶¶ 72-82, 323-337.) The two references use these buses for similar purposes, including, for example, providing external chip select signals to each layer of the stack to perform die addressing. (Ex. 1007, [0048]; Ex. 1011, [0124]-[0132], Fig. 4.) Moreover, both references are applicable to stacked modules. (Ex. 1007, [0052]; Ex. 1011, [0099]-[0100], Fig. 40; Ex. 1002, ¶¶ 72-82, 237-245, 323-337.) Accordingly, a POSITA would have had a reasonable expectation of success in combining Sung and Matsui to stack memory modules. (Ex. 1002, ¶¶ 323-337.)

Matsui predominantly describes DRAM but also discloses SDRAM. (*See* Ex. 1011, Abstract, [0029].) Moreover, for the reasons described in Section IX.A.1.a, a POSITA would have also understood the term DRAM used by Matsui would include SDRAM, and it would have been obvious to a POSITA to use SDRAM in memory modules such as those disclosed by Sung and Matsui. (Ex. 1002, ¶¶ 72-82, 87-93, 237-245, 323-337.)

2. *Dependent Claim 11*

- a. “The stacked module of claim 1;”

See Section IX.E.1.


- b. “wherein one or more of the plurality of modules includes a **main board**;”

Sung, in view of Matsui, renders obvious this element. *See* Section IX.D.3.b.

As discussed in Sections IX.D.1.a and IX.E.1, it would have been obvious in view of Sung and Matsui to stack a plurality of modules. Further, it would have been obvious to a POSITA to that one or more of those modules would include a **main board**, as taught by Matsui. (Ex. 1002, ¶¶ 339-348.)

Both Sung and Matsui disclose that various external signals will be input to and output from its stacked device. (Ex. 1002, ¶¶ 339-348.) For example, Sung discloses that its stacked modules can communicate with components external to the stack to receive or provide “external data input,” “external data output,” “global clocks, addresses, and control signals” that are each input to or output from the stack. (Ex. 1007, [0018], [0047], cls. 70-72.)


Matsui similarly describes a stacked system that receives and transmits external signals including “system data signals, system address signals, system control signals, and system clock signals necessary for constituting a function of the memory sub-system.” (Ex. 1011, [0102].) To send these signals into and out of its stack, Matsui stacks its DRAM chips to an IO chip that is stacked to an **interposer substrate**.



(Ex. 1011, Fig. 1.) Matsui discloses that the “**interposer substrate 210** is formed of silicon, has BGA terminals corresponding to on-board mounting pitches of all system data signals [...] and includes a function capable of connecting each signal BGA terminal to each signal pad on the IO chip formed of a silicon chip by a substrate wiring and bump.” (Ex. 1011, [0102], [0105].) Therefore, a POSITA would have understood that Matsui’s **interposer substrate** is a **main board** like that described in the ’243 patent that “contains the input signals 2102 which will then be connected to IN ball 2104 of the base module 2103.” (Ex. 1001, 9:65-67.)

From these teachings, a POSITA would have found it obvious and been motivated to mount Sung’s stacked system on Matsui’s **interposer substrate** to enable Sung’s stack to transmit and receive such external signals as “external data input,” “external data output,” “global clocks, addresses, and control signals.” (Ex. 1007, [0047], cls. 70-72; Ex. 1011, [0102]-[0105]; Ex. 1002, ¶¶ 339-348.) A

POSITA would have mounted Sung's stacked modules to Matsui's **interposer substrate**, for example, through Matsui's IO chip that operates as a controller module. (Ex. 1011, [0102]-[0105]; Ex. 1002, ¶¶ 339-348.) The interposer substrate would then be mounted to a motherboard¹³ or other PCB. (Ex. 1011, [0217]-[0222]; Ex. 1002, ¶¶ 339-348.)



(Ex. 1007, Fig. 6; Ex. 1011, Fig. 1.) Such connections could be achieved using, for instance, the BGA connectors and balls/pads disclosed by Matsui, or the vertical conductors and terminators described in Sung, as shown below. (Ex. 1007, [0043]-[0044]; Ex. 1002, ¶¶ 339-348.)

¹³ The motherboard could also be considered a main board. (Ex. 1002, ¶¶ 339-348.)




Figure 9: Die address precomputation and address resolution stack.

(Ex. 1007, Fig. 9.)

Combining these references would have been routine for a POSITA because stacking a plurality of modules to a **main board** was well-known in the prior art. As

discussed in Sections IX.A.3.b, IX.C.3.b, and IX.D.3.b, stacked modules, such as memory modules, have long been specifically designed for stacking on **main boards**. (Ex. 1002, ¶¶ 339-348.) Accordingly, a POSITA would have had a reasonable expectation of success in mounting Sung’s stack to Matsui’s **interposer substrate main board**. (Ex. 1002, ¶¶ 339-348.)

3. *Dependent Claim 12*

- a. “The stacked module of claim 11;”

See Section IX.E.2.

- b. “wherein one or more vertically stacked module is connected to the main board;”

As discussed above, Sung, in view of Matsui, teaches that the stacked modules are connected to a main board. *See* Section IX.E.2.b. Moreover, as discussed in Section IX.D.1.a, Sung’s plurality of modules are vertically stacked.

X. SECONDARY CONSIDERATIONS

Petitioner is not aware of any secondary considerations that would tend to show the non-obviousness of the ’243 patent.

XI. CONCLUSION

Petitioner requests institution of an *inter partes* review and cancellation of the Challenged Claims.

Petition for *Inter Partes* Review of U.S. Patent No. 7,826,243

Date: September 19, 2018

Respectfully submitted,

/s/ Gregory S. Arovas

Gregory S. Arovas, P.C. (Reg. No. 38,818)
KIRKLAND & ELLIS LLP
601 Lexington Avenue
New York, NY 10022
Telephone: (212) 446-4800
Facsimile: (212) 446-4900
greg.arovas@kirkland.com

F. Christopher Mizzo, P.C. (Reg. No. 73,156)
Craig Murray (Reg. No. 72,978)
KIRKLAND & ELLIS LLP
655 Fifteenth Street, N.W.
Washington, DC 20005
Telephone: (202) 879-5000
Facsimile: (202) 879-5200
chris.mizzo@kirkland.com
craig.murray@kirkland.com

Attorneys for Petitioner (Samsung entities)

/s/ Joseph Colaianni

Joseph Colaianni (Reg. No. 39,948)
Linhong Zhang (Reg. No. 64,749)
David Holt (Reg. No. 65,161)
FISH & RICHARDSON P.C.
3200 RBC Plaza
60 South Sixth Street
Minneapolis, MN 55402
Telephone: (202)-783-5070
Facsimile: (877)-769-7945

Attorneys for Petitioner (SK hynix entities)

CERTIFICATION UNDER 37 CFR § 42.24(d)

Under the provisions of 37 CFR § 42.24(d), the undersigned hereby certifies that the word count for the foregoing Petition for *Inter Partes* Review totals 13,991, which is less than the 14,000 allowed under 37 CFR § 42.24(a)(i).

Respectfully submitted,

Date: September 19, 2018

/s/ Joseph Colaianni
Joseph Colaianni, Reg. No. 39,948
Fish & Richardson P.C.
3200 RBC Plaza
60 South Sixth Street
Minneapolis, MN 55402

CERTIFICATE OF SERVICE

Pursuant to 37 CFR §§ 42.6(e)(1) and 42.105, the undersigned certifies that on September 19, 2018, a complete and entire copy of this Petition for Inter Partes Review and all supporting documents were provided via FedEx to the Patent Owner by serving the correspondence address of record as follows:

Jackson Walker L.L.P.
Intellectual Property Group
100 Congress Avenue
Suite 1100
Austin, TX 78701

With a courtesy copy being e-mailed to Patent Owner's litigation counsel at:

BMICRO@adduci.com
bitmicro1097bcpc@bcpc-law.com

_____/Edward G. Faeth/
Edward G. Faeth
Fish & Richardson P.C.
3200 RBC Plaza
60 South Sixth Street
Minneapolis, MN 55402
(202) 626-6420