Final Project - ECE 421L 

Quinton Micheau

11/13/2020

micheauq@unlv.nevada.edu



    Project (not a group effort, each student will turn in their own project) – design, layout, and simulate a digital receiver circuit that accepts a 

high-speed digital input signal D and Di (a differential pair connected to your circuit from, for example, a twisted pair of wires such as in an 

Ethernet cable). D and Di are complements so, for example, if D is 5V then Di is 0V and output = 1. Another example, when D is 1V and Di is 2V

then output = 0. At high-speeds and long distances the voltages received aren't full digital logic levels (i.e., 5V and 0V), hence the need to design, 

and use, a high-speed digital recevier circuit. Ideally, when D > Di the receiver outputs a 1. When D < Di the receiver outputs a 0. Base your 

design on the topology seen in Fig. 18.23. Try to design for high-speed and low-power. Characterize your design (in sims) and the trade-offs. 

For example, show that you get higher-speed if you use more energy (burn more power). See if you can get, in this 500 nm process, 250 Mbits/s

(a bit width of 4 ns) with an input voltage difference of, for example, 250 mV (with D and Di swinging back and forth between 2.75V and 3V, 

for one of many examples, your circuit outputs the correspondingly correct values). Note that while Fig. 18.23 shows one inverter on the output 

you may find, for example, that two inverters work better (at the cost of power). Use a table to summarize your design's performance.

 



Schematic
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_Schematic.PNG



Symbol
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_symbol.PNG



Layout
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_Layout.PNG



LVS
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_LVS_Proof.PNG



Simulation
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_SimSchem.PNG
4ns pulse width; 1ns rise and fall time; 10ns period
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_output.PNG




Different Input Frequency: 40ns pulse width; 100ns period

http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/diff_clock_output.PNG
The device can operate at different frequencies


Operation at VDD=4V
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/Op_at4VDD.PNG
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/op_at4VDD_1.PNG
Notice that output only goes to 4V when VDD=4V


Power, Temperature and Current Analysis

Power Analysis
Plotted Power Output of the Schematic
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_PowerOut.PNG

Average Power Calculated using Calculator
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_calcpow.PNG



Here, we will show that power consumption is a function of current and therefore also temperature.


Power
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_TempPowerout.PNG

Labeled
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_TempPowerout_1.PNG
Here we can clearly see the relationship between the two.
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_temppowcurrentout.PNG
Zoomed in view showing the correlation
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_temppowcurrentout_1.PNG

The following data shows the average power values decrease as temperature increases.
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_averagepow.PNG
Analysis used
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_TempPower_parametric.PNG

Analysis of different wave periods and power consumption

Here we will show what happens to power consumption when the frequency of waves changes
Prior to this, all wave pulse widths were 4ns with 1ns rise and fall time.


Pulse Width = 100ns; Period = 200n; Measured over the same 40ns as above.
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_100nspower.PNG
Here we can see that drastically slower speeds drastically cut power consumption within the same time period
Increasing the period of measurement to 1us instead of 40ns results in a nearly the same average power consumption as above:
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_100nspower_1u.PNG
http://cmosedu.com/jbaker/courses/ee421L/f20/students/micheauq/Final%20Project/Final%20Project%20Pictures/HS_IB_100nsaveragepow.PNG





Final Project Zip Files



Return to EE 421L Labs