Lab 3 - ECE 421L
Authored
by Yared Abraha,
abrahy2@unlv.nevada.edu
9/4/19
Lab
description
Layout of a 10 bit digital to analog convertor.
pre lab
For this pre lab I complited tutorial 1, and a cercuit is made with 10K ohm resistance.

This shows how to measure the length and wedth.
when extracted the resistance was 0.24K ohms off, 

Lab procedures:
Calculation
of the lenth and width of N well resistor is required in this lab.
R=p*(L/W) R is the total resistance, p is the sheet resistance, L is
the length, and w is the width. The width should at least be 12 lambda,
which is about 3.6um, and the total R is 10K ohms, and from the
formula we can find L = 45um. The 10kN well resistor that was created in pre lab is used here to create the layout of the DAC.
This is the 1 bit DAC which has 3 resistors, so we need 10 more like this.

this are the 10 bit, obtained by combining the 1 bit.

this is the DRC of the design

The file was extracted to make LVS.

The Lvs was done as seen below but it keeps giving me error.

lab3.zip
Return to EE 421L Labs