Lab 3 - EE 421L 

Authored by Surafel Abera

Abera@unlv.nevada.edu

September 20, 2017



Pre-lab work:

Lab work Back-up                                                Tutorial 1 completed

         http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/backup.JPG            http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/Tutorial%201.JPG


N-well layout of the 10K ohm resistor

The width and  length of the resistor was selected by first selecting an appropriate value for the width in micrometers or by using the width of the n-tap (in this project the n-tap width = 4.5 um).  The sheet resistance of the n-well in the C5 process is 800 ohms.   The length of the n-well can be calculated from the width length, sheet resistance, and the resistance value we are creating using the formula.
        http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/10K_res_formula.JPG
SchematicExtractedClose up Layout
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/schematics_10K.JPG
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/extracted_10K.JPG
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/size_layout_10K.JPG
Layout
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/layout_10K.JPG
   

     

Layout of the 10-bit DAC:

SchematicLayoutExtracted LVS and DRC
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/zoom_out_schematic.JPG
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/zoom_out_layout_10bit_dac.JPG
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/zoom_out_extracted_10bit_dac.JPG

http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/lvs_10bit_dac.JPG

http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/zoom_in_schematic.JPG
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/zoom_in_layout_10bit_dac.JPG
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/zoom_in_extracted_10bit_dac.JPG
http://cmosedu.com/jbaker/courses/ee421L/f17/students/abera/lab3/pics/drc_layout_10bit_dac.JPG

 

 

 

 

Lab3 files

  

Return to Abera lab

Return to EE 421L Labs