Lab 4 - EE 421L 

Authored by Brian Kieatiwong

kieatiwo@unlv.nevada.edu

10/06/14

 In the schematic below, the IV characteristics of an NMOS is shown.http://cmosedu.com/jbakerhttp://cmosedu.com/jbaker/courses/ee421L/f14/students/kieatiwo/Lab%204/Lab%204_B.JPG/courses/ee421L/f14/students/kieatiwo/Lab%204/Lab%204_B.JPG

Using the parametirc analysis tool, we can graphically find the IV characteristics of the schematic.

http://cmosedu.com/jbaker/courses/ee421L/f14/students/kieatiwo/Lab%204/Lab%204_C.JPG

In the graph below are the results from the parametic analysis.

http://cmosedu.com/jbaker/courses/ee421L/f14/students/kieatiwo/Lab%204/Lab%204_D.JPG

 In the schematic below, the IV characteristics of an PMOS is shown.

http://cmosedu.com/jbaker/courses/ee421L/f14/students/kieatiwo/Lab%204/Lab%204_E.JPG

Using the parametirc analysis tool, we can graphically find the IV characteristics of the schematic.

http://cmosedu.com/jbaker/courses/ee421L/f14/students/kieatiwo/Lab%204/Lab%204_F.JPG

In the graph below are the results from the parametic analysis.

http://cmosedu.com/jbaker/courses/ee421L/f14/students/kieatiwo/Lab%204/Lab%204_G.JPG

Be sure to copy all associated Lab 3 files into a backup folder of an external hard drive.

Return to EE421L Labs