Lab 5 - EE 421L 

Koby sugihara,

carpiosu@unlv.nevada.edu

10/11/14 

PRELAB:

Finish tutorial 3

Tutorial_3 files.

We had to create the schematic for the inverter and it should look like this:

Then we had to draw the layout of the inverter with the 12u/6u. It should look like below and dont forget to lvs it.


This is the 48u/24u schematic.

This is the 4 multiplier 48u/24u layout. And the lvs.

12u/6u schematic.:used the same shcematic for all the loads and just changed the load capacitors and rerun the graphs.

48u/24u schematic: i used the same schematic for all the graphs. All i had to do was change the loads and rerun the graphs.

12u/6u-100f

48u/24u-100f

12u/6u-1pf

48u/24u-1pf

12u/6u 10pf

48u/24u 10pf

12u/6u 100pf

48u/24u 100pf

As the capacitance is increased the longer the output takes to change.  the 48u/24u inverter responds  a little better then the 12u/6u with the larger capacitors.(more accurate)

Next we had to do all the above steps of changing the loads but now we run ultrasim like below: I used the same schematic as above and just changed the loads again for each graph.

ultrasim:

ultrasim:12u/6u 100f

ultrasim:48u/24u 100f

ultrasim:12u/6u 1pf

ultrasim:48u/12u 1pf

ultrasim:12u/6u 10pf

ultrasim:12u/6u 100pf


ultrasim:48u/24u 100pf

lab_5 files:

backup files:

Return to EE 421L Labs