Lab 8 - EE 421L
Cesar Macias, Stephen Berta and Braxon Tawatao
bertas@unlv.nevada.edu
tawataob@unlv.nevada.edu
maciasc4@unlv.nevada.edu
12-1-2014
Chip design
For
this project our global ground will be pin (20) the number between the
parentheses denotes the pin number for the part being described
Pmos: drain(7), body (6), source(5), gate(4)
Resitor 20k polu (37-38)
R 20k nwell (36-37)
andgap: VDD-bg(19), vref(18)
inverter: vdd_inv(21), in(22), out(23)
NMOS: drain(15), gate(16), source(17)
Resistor 1k n+ (38-39)
Resistor 1K p+(39-40)
Charge pump: out(24), vdd(25)
ALU: cin(14), in1(13), in2(12), s<0>(11), s<1>(10), cout(9), out(8), vdd_alu(3)
61 stage ring oscillator: VDD_osc(28) osc-out(29)
Full chip project
The files for this lab can be found here.
Return to labs