Lab 5 - EE 420L
Author: Victor Payumo
March 11, 2020
Op-amps III, the op-amp integrator
Experiment 1:
- Calculate the frequency response of the following circuit. Ensure you show your clear hand calculations.


- What can you neglect to simplify the calculation?
R2 = 100k is ommited from the calculation- Does the circuit work if you remove the 100k? Why or why not?
No, R2 contributes a big enough impedence for the
gain so that the output just doesn't rail off to infinity. - Does the 100k have much of an effect on the frequency response?
No- Verify your calculations with experimental results.
- Show, at the unity-gain frequency of the integrator, that the input and the output have the same peak values.


- Is the phase shift between the input and the output what you expect? Why or why not?
Yes, the phase is not far off 90 degrees which was
calculated
Experiment 2:- Next, design, simulate, and build a square-wave to triangle wave generation circuit.
- Assume the input/output frequency is 10 kHz and the output ramp must swing from 1 to 4 V centered around 2.5 V.
- Show all calculations and discuss the trade-offs (capacitor and resistor values, input peak, min, and average, etc.)





Opting
for a smaller capitance led to a larger resistance. It was much simpler
to obtain an output swing between 1 and 4V by using a pulse from 0 to 5
since the common mode voltage has been centered around 2.5V like the
previous labs.
Return to my labs