Lab 8 - ECE 420L Engineering Electronics II Lab  

Authored by Frank Sanchez,

sanchezf@unlv.nevada.edu

4/5/2017 


++++++++++++++

Experiment 1

++++++++++++++

Calculated Values for DC4007 Level=1 model are below.These calculations were obtained through experimentation.

hand%20calculations.PNGCD4007_models.PNG

ID v. VGS (0 < VGS < 3 V) with VDS = 3 V 

NMOS:

LTSPICE & Experimental Result:
NMOS_EXPERIMENT_1_schematic.PNGNMOS_EXPERIMENT_1_sim.PNGexperiment_1_nmos.PNG

PMOS:


LTSPICE & Experimental Result:
PMOS_EXPERIMENT_1_schematic.PNGPMOS_EXPERIMENT_1_sim.PNGexperiment_1_PMOS.jpeg




ID v. VDS (0 < VDS < 5 V) for VGS varying from 1 to 5 V in 1 V steps.

NMOS:

LTSPICE:
NMOS_EXPERIMENT_2_schematic.PNGNMOS_EXPERIMENT_2_sim.PNG


Experimental Result:

@1V@2V
experiment_1_nmos_at_1v.jpegexperiment_1_nmos_at_2v.jpeg
@3V@4V
experiment_1_nmos_at_3v.jpegexperiment_1_nmos_at_4v.jpeg
@5Vexperiment_1_nmos_at_5v.jpeg

.
PMOS:


LTSPICE:
PMOS_EXPERIMENT_2_shematic.PNGPMOS_EXPERIMENT_2_sim.PNG


Experimental Result:

@1V@2V
experiment_2_Pmos_at_1v.jpeg
experiment_2_Pmos_at_2v.jpeg
@3V@4V
experiment_2_Pmos_at_3v.jpeg
experiment_2_Pmos_at_4v.jpeg
@5Vexperiment_2_Pmos_at_5v.jpeg


ID v. VGS (0 < VGS < 5 V) with VDS = 5 V for VSB varying from 0 to 3 V in 1 V steps. 

NMOS:

LTSPICE:
NMOS_EXPERIMENT_3_schematic.PNGNMOS_EXPERIMENT_3_sim.PNG

Experimental Result:

using a sampling resistor of 1k-ohms. Varying VSB.
In order to find the experimental result below, the VSB was varyed in combination with the vds  and vgs attached to a function generator in order to get a Id Vs. Vds curve.

@0V@1V
experiment_3_nmos_at_0vsb.jpeg
experiment_3_nmos_at_1vsb.jpeg
@2V@3V
experiment_3_nmos_at_2vsb.jpeg
experiment_3_nmos_at_3vsb.jpeg

PMOS:

LTSPICE:

PMOS_EXPERIMENT_3_shematic.PNGPMOS_EXPERIMENT_3_sim.PNG

Experimental Result:

@5V@6V
experiment_3_Pmos_at_5vsb.jpeg
experiment_3_Pmos_at_6vsb.jpeg
@7V@8V
experiment_3_Pmos_at_7vsb.jpeg
experiment_3_Pmos_at_8vsb.jpeg



++++++++++++++

Experiment 2

++++++++++++++

The rise and fall times closely match the datsheet specs. 
inverter_schematic.PNGinverter_sim.PNG
inverter.jpeginverter_2.PNG

++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Lab Conclusion:

The lab taught me how to test an NMOS and PMOS devices for its characteristics. It taught me how to understand how a real world pmos or nmos and how it can vary in terms of voltage sweeps in points of the system; and what are good ways to figure out its thershold voltage. 

Return to EE 420L Labs