



Sept. 29, 2010

Lecture 11 (VREF) Ideal ADC & DACs




$$1 \text{ LSB} = \frac{V_{REF+} - V_{REF-}}{2^n}$$

$$SNR = 20 \log \frac{V_s}{V_n}$$




1)

Ideal ADC



$V_{REF-} < V_{in} < 1 \text{ LSB} \quad 000$
 $V_{REF-} + 1 \text{ LSB} < V_{in} < 2 \text{ LSBs} \quad 001$



$$4 \mu\text{V} \approx \frac{1 \text{ V}}{28} = \frac{1}{256}$$




$$\frac{1 \text{ LSB}}{2\sqrt{3}} = \frac{1 \text{ LSB}}{\sqrt{12}}$$

2)


binary offset



Complement the MSB




$$V_{cm} = \frac{V_{DD}}{2}$$



3)

Full Adder

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




3 4
011 100

11(-1) 000(0)

111
000

111 → -1



4)

110 (6)

101 (5)

6 + 5 = 7

010 (+2)

001 (+1)

011 (+3)

111 (7)



extend sign bit

extend sign bit

0010 (+2)

0001 (+1)

0011 (+3)

1011 (+11)

→ 6 + 5 = 11

😊

5)

$$\begin{array}{r} 011(+3) \rightarrow 1111 \\ 010(+2) \rightarrow \underline{1110} \end{array}$$

B.O. } change to two's comp.
 extend sign-bit


$$\begin{array}{r} 1111 \\ 0F! 1110 \\ \hline \end{array}$$

1101 — two's compl.

$$0101(+5)$$

$$2+3=5$$


6)




1 → 01 (+1)
0 → 11 (-1)

$$\frac{OUT}{IN} = \frac{z^{-1}}{1-z^{-1}}$$

1-bit ADC




two's complement output!



7)

SUBtraction



$$\begin{array}{r}
 0000 \\
 - 2010 \\
 \hline
 -3011
 \end{array}$$


OE!

$$\begin{array}{r}
 0000 \\
 1111 \\
 \hline
 0000
 \end{array}$$

$$\begin{array}{r}
 1110 \\
 1111 \\
 \rightarrow \\
 \begin{array}{r}
 1110 \\
 0000 \\
 \hline
 1111 \quad (-1)
 \end{array}
 \end{array}$$





8)



$$\frac{OUT}{IN} = 1 - z^{-8}$$

$$\log_2 k - 1$$

2



9)



+3

