

2/14/11 Lecture 8

16b

256Mb x 4 banks

1 BANK → 256 Mb

64M x 4

32M x 8

16M x 16

16k Row addresses

How many bits? 14 bits

10 → 1K

11 → 2K

12 → 4K

13 → 8K

14 → 16K

page size

1 row high

16K row addresses/BANK

256MB/BANK

How Col Addresses for x1?

$$\text{Col} \times \text{row} = 256 \text{ M}$$

$$\text{Col} = \frac{2^{28}}{2^{14}} = 2^{14} \times 1$$

2 pins
for Bank
address


14-pins A0-A13

$$\times 4 \rightarrow \text{Col} = 2^{12} \times 4$$

$$\times 8 \rightarrow \text{Col} = 2^{11} \times 8$$

$$\times 16 \rightarrow \text{Col Addr.} = 2^{10} \times 16$$

2)



512 x 512
256kb

BANK =
256mb


Row lines ^{1,000} array
16x

512K word lines
ARRAY

32 ARRAYS
Active
at a time

3)



RAS - Row Address
 strobe
 CAS → Column Address
 Helper
 F.F.




COL
 dec.

EQ first

Pipeline




4)




CL = 3

COST?



5)



I/O transistor
has to strong-
thru
p-sense!