



ECE 5/418 memory circuits

- H.W. #6
- 1) USE TSMC 180nm 2/7/11
 - Simulate reading a 1 and a 0 in a DRAM (show Eq. n-sense, p-sense)
 - 2) Show energy isn't conserved in capacitive divider. Where did it go? \rightarrow sharing






$$Q_1 = C_1 (V_2 - V_1)$$

$$Q_2 = C_2 (V_3 - V_4)$$

Charge must be conserved $Q_f = C_1 (V_f - V_1) + C_2 (V_f - V_4)$

$$Q_f = Q_1 + Q_2$$



$$C_1 V_f + C_2 V_f = C_1 V_2 + C_2 V_3$$

$$V_f = \frac{C_1 V_2 + C_2 V_3}{C_1 + C_2}$$

Energy

$$\frac{1}{2}C_1(v_2 - v_1)^2 + \frac{1}{2}C_2(v_3 - v_4)^2$$
$$= \frac{1}{2}C_1(v_f - v_1)^2 + \frac{1}{2}C_2(v_f - v_4)^2$$

$$v_f = \frac{C_1 v_2 + C_2 v_3}{C_1 + C_2}$$

$$= \frac{1}{2}C_1 \left(\frac{C_1 v_2 + C_2 v_3}{C_1 + C_2} \right)^2 + \frac{1}{2}C_2 \left(\frac{C_1 v_2 + C_2 v_3}{C_1 + C_2} \right)^2$$


3)

$$\frac{1}{2}(C_1 V_2^2 + C_2 V_3^2) =$$


$$\frac{1}{2}(C_1 + C_2) \left(\frac{C_1 V_2 + C_2 V_3}{C_1 + C_2} \right)^2$$

$$= \frac{(C_1 V_2 + C_2 V_3)^2}{C_1 + C_2}$$

$$? = C_1 V_2^2 + C_2 V_3^2$$





4)




$6F^2$ Open

Buried Capacitor



s)



6)


Word line delay

Opening a row

FAST \rightarrow reduce # of cols.

≤ 512

polycide



$\sim 5ns$ to open a row
?


tricks

$$\frac{12}{5}$$



Example - have 512 columns

$$C_x = C_x' \cdot L \cdot W = \frac{8.6 fF}{4 \mu m^2} (.18 \mu m) (.27 \mu m) = 418 \text{ aF} \rightarrow 500 \text{ aF}$$

7)




512 columns



$$t_d = 0.35 \cdot 16 \cdot 420 \text{ aF} \cdot 512^2 = \underline{\underline{616 \text{ ps}}}$$

8)


512 Columns



512 x 512


256 Kb

16b




$$C_{GD0} \cdot W \cdot 512 + C_j \cdot 512$$

9)




10)

512 word lines



11)



x1
x2
x4
x8

13)