

1) Layout 51-stage ring OSC
 & DRC/LVS




2) simulate EQ, n-sense, p-sense (read operation) using TSMC 180nm process
 VDD = 1.8
 C_{bit} = 30fF
 C_{bit} = 20fF

wait

Reading a 1 & 0
 READING







open folded



2)

4m



p-sub
Mbit layout

3)