

March 21, 2011
Lecture 17




Figure 19.1 Block diagram of a communication system using a DPLL for the generation of a clock signal.





Figure 19.2 Data input to DPLL in lock and possible clock outputs using the XOR phase detector and PFD.



2)





Figure 19.3 Block diagram of a digital phase-locked loop.



3)




Figure 19.4 Operation of the XOR phase detector.

1) we need a minimum # of transitions for the loop to stay locked

4)





Figure 19.5 How the filtered output of the phase detector becomes $VDD/2$.



5)







Figure 19.6 Output frequency of VCO versus input control voltage.

No data PD
Averaged output
is $VDD/2$

$$K_{VCO} = \frac{f_{max} - f_{min}}{V_{max} - V_{min}}$$



6)





Figure 19.7 Possible XOR phase-detector inputs and the resulting output.





WANT 50% duty signals

XOR → PD
→ XOSC






Figure 19.8 XOR PD output for various inputs (assuming input data are a string of alternating ones and zeros).

$$K_{PD} = \frac{V_{PDout} T}{\phi_{data} - \phi_{dclock}} = \frac{V_{DD}}{\pi} \frac{V}{RAD}$$

$$V_{PDout} T = K_{PD} \cdot (\phi_{data} - \phi_{dclock}) = K_{PD} \cdot \Delta\phi$$

8)



9
D)






Figure 19.10 Phase frequency detector (PFD).




tri-state

4066



charge

pump μ VDD



1
2





Figure 19.11 PFD phase-detector inputs and outputs.

$\Delta\phi_{data} = 0$
 $\Delta\phi = 0$

(2)
(3)


$0.4 \cdot 2\pi \cdot \frac{I_{pump}}{2\pi}$



$$K_{PD, tri} = \frac{V_{DD}}{4\pi} \text{ Volts/Radian}$$

$$K_{PDF} = \frac{2 I_{pump}}{4\pi} = \frac{I_{pump}}{2\pi} \text{ A/PAD}$$

Charge pump



(13)